Are [Interconnect Model]s scoped by the [Interconnect Model Set], or do they appear in the top level in an IBIS file and just referenced by the [Interconnect Model Set]?

Every (almost every) component has either a pin 1 or a pin A1. It is only logical to identify [Interconnect Model]s by the pin(s) they connect. Putting [Interconnect Model]s at the top level and referencing them by name in the [Interconnect Model Set] will create colisions between the names of [Interconnect Model]s between different [Interconnect Model Set]s.

Must all [Interconnect Model]s in a single [Component] used in a single simulation be in a single [Interconnect Model Set], or can the be in multiple [Interconnect Model Set]s with in a single [Interconnect Model Set Selector]?

We have already discussed the advantages of partitioning the i=package interconnect into two or more [Interconnect Model Set]s (e.g. separate [Interconnect Model Set]s for DDR4, PCIe, SATA, ... There are clear advantages for also having separate [Interconnect Model Set]s for Power Delivery Networks (PDN).

If we want to simulate both DDR4 and PCIe together, or DDR4 and PDN together, or PCIe and PDN together, it only makes sense for an EDA tool to allow the user to select more than one [Interconnect Model Set]s for a single simulation.

There are other alternatives to this capability, such as adding an [Include] capability to IBIS or just repeating the PDN [Interconnect Model] in both the DDR4 and PCIe [Interconnect Model Set]s.

```
7.0
[IBIS Ver]
[File Name]
              interconnect model set.ibs
              07/25/2016
[Date]
[File Rev]
              1.0
[Source]
              Walter Katz
[Component]
                pkq1
[Interconnect Model Set Selector]
Interconnect Model Set pkg1 A pkg1 a.ims
Interconnect Model Set pkg1 B pkg1 b.ims
[End Interconnect Model Set Selector]
[Pin]
        signal name
                             model name
                                             R pin
                                                      L pin
                                                                C pin
                                                      1.0nH 00 0.5pF
Α1
        Α6
                             DQ
                                             200.0m
Α2
        Α0
                                             200.0m
                                                      1.0nH 00 0.5pF
                             DQ
L7
        Α1
                             ADDR
                                             200.0m
                                                      1.0nH 00 0.5pF
L8
        Α5
                             ADDR
                                             200.0m
                                                      1.0nH 00 0.5pF
M1
        VDD
                             POWER
N1
        VSS
                             GND
[Component]
                pkq2
[Interconnect Model Set Selector]
Interconnect Model Set pkg2 pkg2.ims
[End Interconnect Model Set Selector]
[Pin]
        signal name
                             model name
                                             R pin
                                                      L pin
                                                                C pin
1
        Α6
                                             200.0m
                                                      1.0nH 00 0.5pF
                             DO
2
        Α0
                                                      1.0nH 00 0.5pF
                             DO
                                             200.0m
3
        Α1
                                             200.0m
                                                      1.0nH 00 0.5pF
                             ADDR
4
        Α5
                                             200.0m
                                                      1.0nH 00 0.5pF
                             ADDR
5
        VDD
                             POWER
6
        VSS
                             GND
                pkg3
[Component]
[Interconnect Model Set Selector]
Interconnect Model Set pkg3 DQ
                                pkg3.ims
Interconnect Model Set pkg3 ADDR pkg3.ims
Interconnect Model Set pkg3 PDN pkg3.ims
[End Interconnect Model Set Selector]
[Pin]
        signal name
                             model name
                                             R pin
                                                      L pin
                                                                C pin
Α1
        Α6
                             DQ
                                             200.0m
                                                      1.0nH 00 0.5pF
Α2
        Α0
                                             200.0m
                                                      1.0nH 00 0.5pF
                             DQ
L7
        Α1
                             ADDR
                                             200.0m
                                                      1.0nH 00 0.5pF
L8
        A5
                                                      1.0nH 00 0.5pF
                             ADDR
                                             200.0m
M1
        VDD
                             POWER
N1
        VSS
                             GND
[Model] DQ
[Model] ADDR
```

```
[End]
                          File pkg1 a.ims
[Interconnect Model Set] pkg1 A
Manufacturer Acme, Inc
[Interconnect Model] A1
File_IBIS-ISS
                 pkgla.iss PATH
Param L Value .2
Number of terminals 3
1 Pin I/O A1
2 Buf I/O A1
3 Pin Rail VSS
[End Interconnect Model]
[Interconnect Model] A2
File IBIS-ISS pkgla.iss PATH
Param L Value .25
Number_of_terminals 3
1 Pin I/O A2
2 Buf I/O A2
3 Pin Rail VSS
[End Interconnect Model]
[Interconnect Model] L7
File IBIS-ISS pkgla.iss PATH
Param L Value .15
Number of terminals 3
1 Pin I/O L7
2 Buf I/O L7
3 Pin Rail VSS
[End Interconnect Model]
[Interconnect Model] L8
File IBIS-ISS
                  pkgla.iss PATH
Param L Value .3
Number of terminals 3
1 Pin I/O L8
2 Buf_I/O L8
3 Pin Rail VSS
[End Interconnect Model]
[Interconnect Model] PDN
File IBIS-ISS pkgla.iss PDN
Number of terminals 4
1 Pin Rail VDD
2 Pin Rail VSS
3 Buf Rail VDD
4 Buf Rail VSS
[End Interconnect Model]
[End Interconnect Model Set]
```

```
File pkg1 b.ims
[Interconnect Model Set] pkg1 B
Manufacturer Apex, Inc
[Interconnect Model] A1
File IBIS-ISS pkglb.iss PATH
Param L Value .2
Number of terminals 3
1 Pin I/O A1
2 Buf I/O A1
3 Pin Rail VSS
[End Interconnect Model]
[Interconnect Model] A2
                  pkg1b.iss PATH
File IBIS-ISS
Param L Value .25
Number of terminals 3
1 Pin_I/O A2
2 Buf I/O A2
3 Pin Rail VSS
[End Interconnect Model]
[Interconnect Model] L7
File IBIS-ISS
                  pkqlb.iss PATH
Param L Value .15
Number of terminals 3
1 Pin I/O L7
2 Buf I/O L7
3 Pin Rail VSS
[End Interconnect Model]
[Interconnect Model] L8
File IBIS-ISS pkglb.iss PATH
Param L Value .3
Number of terminals 3
1 Pin I/O L8
2 Buf I/O L8
3 Pin Rail VSS
[End Interconnect Model]
[Interconnect Model] PDN
File IBIS-ISS
                 pkg1b.iss PDN
Number of terminals 4
1 Pin Rail VDD
2 Pin Rail VSS
3 Buf Rail VDD
4 Buf Rail VSS
[End Interconnect Model]
[End Interconnect Model Set]
```

## File pkg2.ims

```
[Interconnect Model Set] pkg2
Manufacturer Acme, Inc
[Interconnect Model] 1
File IBIS-ISS pkg2.iss PATH
Param L Value .2
Number of terminals 3
1 Pin I/O 1
2 Buf I/O 1
3 Pin Rail VSS
[End Interconnect Model]
[Interconnect Model] 2
File IBIS-ISS pkg2.iss PATH
Param L Value .25
Number of terminals 3
1 Pin I/O 2
2 Buf I/O 2
3 Pin Rail VSS
[End Interconnect Model]
[Interconnect Model] 3
File IBIS-ISS pkg2.iss PATH
Param L Value .15
Number of terminals 3
1 Pin I/O 3
2 Buf I/O 3
3 Pin Rail VSS
[End Interconnect Model]
[Interconnect Model] 4
                  pkg2.iss PATH
File IBIS-ISS
Param L Value .3
Number of terminals 3
1 Pin I/O 4
2 Buf I/O 4
3 Pin Rail VSS
[End Interconnect Model]
[Interconnect Model] PDN
File IBIS-ISS pkg2.iss PDN
Number of terminals 4
1 Pin Rail VDD
2 Pin Rail VSS
3 Buf Rail VDD
4 Buf Rail VSS
[End Interconnect Model]
[End Interconnect Model Set]
```

```
File pkg3.ims
```

```
[Interconnect Model Set] pkg3 DQ
Manufacturer Apex, Inc
[Interconnect Model] A1
File IBIS-ISS pkg3.iss PATH
Param L Value .2
Number of terminals 3
1 Pin I/O A1
2 Buf I/O A1
3 Pin Rail VSS
[End Interconnect Model]
[Interconnect Model] A2
File IBIS-ISS pkg3.iss PATH
Param L Value .25
Number of terminals 3
1 Pin I/O A2
2 Buf I/O A2
3 Pin Rail VSS
[End Interconnect Model]
[End Interconnect Model Set]
[Interconnect Model Set] pkg3 ADDR
Manufacturer Apex, Inc
[Interconnect Model] L7
File IBIS-ISS pkg3.iss PATH
Param L Value .15
Number of terminals 3
1 Pin I/O L7
2 Buf_I/O L7
3 Pin Rail VSS
[End Interconnect Model]
[Interconnect Model] L8
File IBIS-ISS
                  pkg3.iss PATH
Param L Value .3
Number of terminals 3
1 Pin_I/O L8
2 Buf I/O L8
3 Pin Rail VSS
[End Interconnect Model]
[End Interconnect Model Set]
[Interconnect Model Set] pkg3 PDN
[Interconnect Model] PDN
File IBIS-ISS
                 pkg3.iss PDN
Number of terminals 4
1 Pin Rail VDD
```

```
2 Pin_Rail VSS
3 Buf_Rail VDD
4 Buf_Rail VSS
[End Interconnect Model]
[End Interconnect Model Set]
```

Suppose we wanted to use PDN in both pkg3\_DQ and pkg3\_ADDR:

This can be handled three ways:

- 1. Add to IBIS a new keyword [Include]
  - a. [Include] <FileName> {<Section>}
- 2. Allowing the user to select more than one [Interconnect Model Set]s
- 3. Use just copies the following into both pkg3\_DQ and pkg3\_ADDR:

[Interconnect Model] PDN
File\_IBIS-ISS pkg3.iss PDN
Number\_of\_terminals 4
1 Pin\_Rail VDD
2 Pin\_Rail VSS
3 Buf\_Rail VDD
4 Buf\_Rail VSS
[End Interconnect Model]