



On non-linear edges and over-clocking

A response to AIs taken during the Open IBIS Forum Teleconference by David Banas on April 5, 2013.


30 YEARS
LEADERSHIP
INNOVATION
COMMUNITY

© 2013 Altera Corporation—Public


ALTERA®

MEASURABLE ADVANTAGE™

Definition/illustration of the “shelf”



The shelf yields a rather interesting impulse response:



How can we possibly represent this, using a Ramp-only model?


That was at full output driver saturation.

- **What about a more realistic case? Would the shelf still occur, if I were driving 12.5 Gbps, for instance?**


Yes! Although, it's not as pronounced.



As is evidenced by the new effective impulse response:



So, we need V/T tables, but...



Parser errors are one thing; what about EDA tools?

- Simulator A: **PASS**
- Simulator B: **PASS**
- Simulator C: (Stay tuned.)
- Note: “PASS” simply means that the typical, gross errors, regarding over-clocked operation, were not observed.