Re: BIRD30 Prog. Buffers Comment

From: <brockh@mdhost.cse.TEK.COM>
Date: Wed Sep 06 1995 - 17:34:28 PDT

Hi guys,

The problem with tying the selection of strength, speed, whatever to a
physical thing on the part is that sometimes its an internal register
that the board designer really has no visibility of. The software guys
may program it, the part designer may have hardwired it through a
fuse(PAL), the internal programming of the PLD may select it. It's
hard to say what information about the part(if any) will tell us which
[Model] to select.

It would be nice if we had some kind of automatic selection but it
doesn't appear to me that the appropriate information is available in
the IBIS model or from the board database. A Verilog or VHDL simulation
of the system might or might not contain the salient info. The software
might contain the appropriate information, as might the firmware. I don't
see a clear path to linking the analog I/O behavioral simulation to the
logic simulation or the software/firmware.

Brock Hannibal
HW Design Engineer
Tektronix, Inc.
Received on Wed Sep 6 17:42:20 1995

This archive was generated by hypermail 2.1.8 : Fri Jun 03 2011 - 09:52:29 PDT