RE: [IBIS] Time scale for VT plots on IBIS model.


Subject: RE: [IBIS] Time scale for VT plots on IBIS model.
From: Lynne Green (lgreen@cadence.com)
Date: Fri Nov 15 2002 - 09:54:37 PST


Interesting thread here.

In reply to previously posted thoughts:

Shouldn't one match the V-t waveforms at VMEAS, since this is the point
used for Time-to-Vm?

Different SI tools consider the time ahead of the transition
differently, since this is not specified in the IBIS specification.
Some consider the entire time from Time=0 to Time@VMEAS to be part of
the internal buffer delay, while others consider only the time after the
first V-t table point. In either case, adding an arbitrary lead-in time
ahead of the V-t transition to the V-t tables is likely to introduce
unexpected simulation artifacts.

Related questions:
In the V-t tables, does waveform alignment fully account for different
internal buffer delays at the different corners? Why don't more model
makers do this?

Best regards,
Lynne

-----Original Message-----
From: Jeremy Plunkett [mailto:jeremy@serverworks.com]
Sent: Friday, November 15, 2002 2:15 AM
To: Baumann, Hans-Gerhard; 'Beal, Weston'; 'Muranyi, Arpad'; 'Ingraham,
Andrew'; 'Hazem Hegazy'; 'Robert Haller'
Cc: ibis@eda.org
Subject: RE: [IBIS] Time scale for VT plots on IBIS model.

Gerd,
you might want to consider adjusting the Vt curve lead-in times so that
the 50% points of the TYP/MIN/MAX waveforms all occur at the same time.
This way users of the model will only need to do a single Time-to-Vm
compensation when using the model, rather than 3 (as long as their tool
recreates the Vt curves without modifying the delays). You could make
the delay a convenient value such as 1ns and make a note of it in the
model header information.

If you simply modify the Vt curves to have the shortest possible
lead-in, there is a potential for some users to attach significance to
the actual delay time in the IBIS model and not do any T2vm calibration.

Also, the "large" lead-in time in the normal buffer mode is OK as long
as the total duration of the Vt curve including lead-in delay is still
smaller than the minimum time between transitions when the model is used
(ie, Vt curve duration should be < 1/2 the period at the highest
frequency of operation, or smaller if you want to use other than a 50/50
duty cycle). This is a requirement for some simulators (ok, Hspice is
the only one I know of) to use the model without errors. The error is
that transitions after the 1st one in the simulation will have shifted
timing and possibly waveform errors as well (depends on details of the
Vt curve).

regards,
Jeremy

|>--/\/\/--((((((((()--|>

Jeremy Plunkett
Signal Integrity Engineer
Broadcom Corp.
www.serverworks.com

|>--/\/\/--((((((((()--|>

-----Original Message-----
From: owner-ibis@server.eda.org [mailto:owner-ibis@server.eda.org]On
Behalf Of Baumann, Hans-Gerhard
Sent: Friday, November 15, 2002 1:10 AM
To: 'Beal, Weston'; 'Muranyi, Arpad'; 'Ingraham, Andrew'; 'Hazem
Hegazy'; 'Robert Haller'
Cc: ibis@server.eda.org
Subject: RE: [IBIS] Time scale for VT plots on IBIS model.

All,
     thanks for your helpful hints and recommendations to this subject.
My conclusion is not to use a negative delay.

Actually I came to this subject as I generated the IBIS model for a new
part which features to have a normal buffer (delay 2-4ns) or zero delay
buffer
(PLL) in its signal path. The zero delay in the PLL-mode of course only
looks like 0ns delay, but it behaves like this once the PLL is locked.

As I completed the VT-tables for the buffer (2-4ns delay on
WEAK,NOM,STRONG
columns) with its relation on time scale (strong model transition is
before weak model transition), I thought about how to setup the
VT-tables if the device works in the PLL-mode. Actually the process and
the VDD dependency for a zero delay buffer (PLL-mode) is significant
lower and I concluded to remove the time shift as it is shown for the
real buffer mode.

Next step was how to set the starting point for the transition, very
simple for the real buffer. 50% of swing at the output represents the
propagation delay (50% at input is set to 0ns). To set a 50% point at
the output to 0ns for the PLL mode buffer would require a start <0ns to
print the whole transition. That was my trigger to get your
recommendation.

I do not care too much about the "large" lead-in time (normal buffer),
since I think that most of all IBIS simulators provide the option to
strip (or
keep) non-switching time from the VT-tables if the delay of a buffer is
not of any interest.

Finally I set the delay for the PLL to the shortest value possible to
keep
>0ns. As I run the model I noticed of course that WEAK/STRONG variance
>in
delay still is larger than the PLL actually would have, but in fact that
is something what can not be modeled in IBIS at all. It is a result of
the function of the internal feedback, which compensates for process,
VDD and load. So the setting for the initial delay finally gets less
important too.

Thanks and Best Regards,
Gerd Baumann
------------------------------------------------------------------------

---
EUROPEAN HPA PRODUCT ENGINEERING
Texas Instruments, Haggertystr. 1, D-85356 Freising, Germany
E-mail:  HGBaumann@ti.com
Phone:  +49 8161 804341
Fax:    +49 8161 804909
------------------------------------------------------------------------
---
-----------------------------------------------------------------
|For help or to subscribe/unsubscribe, email majordomo@eda.org with the 
|appropriate command message(s) in the body:
|
|  help
|  subscribe   ibis       <optional e-mail address, if different>
|  subscribe   ibis-users <optional e-mail address, if different>
|  unsubscribe ibis       <optional e-mail address, if different>
|  unsubscribe ibis-users <optional e-mail address, if different>
|
|or email a request to ibis-request@eda.org.
|
|IBIS reflector archives exist under:
|
|  http://www.eda.org/pub/ibis/email_archive/  Recent  
| http://www.eda.org/pub/ibis/users_archive/  Recent
|  http://www.eda.org/pub/ibis/email/          E-mail since 1993

----------------------------------------------------------------- |For help or to subscribe/unsubscribe, email majordomo@eda.org with the |appropriate command message(s) in the body: | | help | subscribe ibis <optional e-mail address, if different> | subscribe ibis-users <optional e-mail address, if different> | unsubscribe ibis <optional e-mail address, if different> | unsubscribe ibis-users <optional e-mail address, if different> | |or email a request to ibis-request@eda.org. | |IBIS reflector archives exist under: | | http://www.eda.org/pub/ibis/email_archive/ Recent | http://www.eda.org/pub/ibis/users_archive/ Recent | http://www.eda.org/pub/ibis/email/ E-mail since 1993 ----------------------------------------------------------------- |For help or to subscribe/unsubscribe, email majordomo@eda.org |with the appropriate command message(s) in the body: | | help | subscribe ibis <optional e-mail address, if different> | subscribe ibis-users <optional e-mail address, if different> | unsubscribe ibis <optional e-mail address, if different> | unsubscribe ibis-users <optional e-mail address, if different> | |or email a request to ibis-request@eda.org. | |IBIS reflector archives exist under: | | http://www.eda.org/pub/ibis/email_archive/ Recent | http://www.eda.org/pub/ibis/users_archive/ Recent | http://www.eda.org/pub/ibis/email/ E-mail since 1993



This archive was generated by hypermail 2b28 : Fri Nov 15 2002 - 10:07:16 PST