# Illustrating the need to support pin grouping in the port mapping syntax 

Prepared for the IBIS Interconnect Task Group discussions on port mapping

Arpad Muranyi<br>Siemens EDA

August 30, 2023

- To simplify the discussion, let's consider first only the VDD ports of a Touchstone file that will be used in an EMD model (.emd file) of a multi-chip device
- The [EMD Pin List] keyword has to contain all of the VDD pins on the footprint side of the device
- The [Designator Pin List] keyword has to contain all of the VDD pins (pads) found in each IBIS die (designator) model (.ibs file)
- these pin names must match the pin names in the [Pin] keyword of the ibs file(s)
- the signal_name in the [Pin] keyword is meaningless in the EMD file
- Once the list of EMD and Designator pins are available, they can be associated with the ports of the Touchstone file(s) using Pin_Rail, Buffer_Rail, signal_name, bus_label, etc.
- But, regardless of whether we generate the EMD file manually or with a script, the EMD and Designator pin name lists have to come from somewhere
- the port map is a good place for this information
- however, associating ports with multiple pins requires a pin grouping syntax


## Excerpts from the EMD file





## Note that each of these four ports are associated with multiple EMD and Designator pins



Note that the list of pins in the green boxes may be different for each Designator device
How can we achieve this without a pin grouping syntax?

The situation is very similar for the VSS pins as well, but the discussion can get complicated (and easily derailed) by the additional complications involving the "referencing problem"

For that reason, I am not addressing the VSS side of things just yet
Let's first agree on whether the proposed port mapping needs to support
a pin grouping syntax

