======================================================================

IBIS INTERCONNECT TASK GROUP
http://www.ibis.org/interconnect_wip/ 
Mailing list: ibis-interconnect@freelists.org 
Archives at http://www.freelists.org/archive/ibis-interconn/ 

======================================================================

Attendees from August 16 Meeting (* means attended at least using audio)

ANSYS                                Curtis Clark
Cadence Design Systems               Bradley Brim
Cisco                                David Siadat
Intel Corp.                          Michael Mirmak*
Keysight Technologies                Radek Biernacki, Ming Yan
Mentor, A Siemens Business           Arpad Muranyi*
Micron Technology                    Justin Butterfield*, Randy Wolff*
SAE ITC                              Maureen Lemankiewicz, Logen Johnson
Signal Integrity Software            Walter Katz*, Mike LaBonte*
Teraspeed Labs                       Bob Ross*
University of Aveiro in Portugal     Wael Dghais


Michael Mirmak convened the meeting.  No patents were declared. 
Justin Butterfield took minutes.


Review of Minutes:
- Michael called for review of the minutes from the August 9 meeting.
  Mike LaBonte pointed out that there was no mention of a draft 6, as the
  meeting came to a quick end.
  Mike moved to approve the minutes.  Randy Wolff seconded. 
  The minutes were approved without objection.


Review of ARs:
- Mike to post draft 5.
  - Which is done.
  - Mike created a draft 6 which has the changes agreed upon last time.
    He has created a draft 7 with proposed changes to Unused_port_termination.
	Bob Ross expressed concerned about the draft naming, as draft 6 was never 
	sent out.
	Arpad Muranyi expressed concerned about the Mike's proposed Ext_term 
	parameter which might make the files too large.  He also wondered how this
	would work with Touchstone.
	Michael stated that we should be clear on the purpose of any documents if
	they are proposed changes, and the working draft should only contain changes
	agreed upon by this group.

Opens: 
- Arpad sent another question to the email reflector asking about cases with
  mismatched model precedence.

- Bob stated he has editorial comments on draft 5 he would like to cover.

- Bob stated he has 2 presentations one on referencing and one on Bus Label.


BIRD189.5 draft 6:
Mike showed the changes from draft 5 to draft 6.  He showed most of the changes
are in the Unused_port_termination which allow the EDA tool to change the value
as it sees fit.

Bob thought that the default termination impedance should be a high impedance
or the parameter should be removed.

Mike showed a draft 6a of BIRD189.5 where Unused_port_termination has been
removed as a proposal.  In the Terminal_number section, the text now suggested
to add termination to unused ports.  Bob commented that the termination should
be added by the EDA tool not the model maker.

Michael asked if there were any objections moving forward with this version of
the BIRD which has the Unused_port_termination.  None were expressed.

Arpad asked if the BIRD should say something about the model maker terminating
the ports inside the ISS subcircuit.  Randy replied that if ports are terminated
in the ISS file then those ports should not be brought out as terminals.  Arpad
asked if the BIRD should say this, and he asked if this is followed why have
unused terminals at all.  Walter Katz replied that the package model makers will
issue large port models, but the user may only want to simulate part of the
package.  Model makers may also do "swaths" by having a 6 port model with 6
terminals and apply that to many different pins across the package.

Arpad asked if we should add a rule that the number of terminal lines match the
number of subcircuits ports.  Mike will take an AR to work with Arpad and Randy
to draft text for this rule.

Michael mentioned the Pin_Rail terminal referencing issue.  Arpad stated that
for ISS models the referencing can be unclear and thought it might be good to
explicitly define the reference.  

Michael commented that there is an implication that [Pin Mapping] can override
the Pin_Rail.  Walter stated from [Pin Mapping] we know the connections of the
power rails to the buffers, and from this information we know how to connect the
power rails to each buffer instance.  He asked if this information is known,
what the issue is with hooking up the circuit.  Arpad asked about Example 2 and
Pin_Rail connections by signal_name.  Walter replied the Buffer_Rail and
Pin_Rail could have an RC network but are shorted at Buffer_Rail and Pin_Rail.

Bob would like to add a his presentations to the agenda, and he has additional
syntax items to discuss as well.

Arpad asked if we can start scheduling meetings on Fridays as well to speed the
discussion.  Michael will take an AR to check his schedule and see if this is
possible.


Mike moved to adjourn.  Arpad seconded.  The meeting adjourned without
objection.