======================================================================

IBIS INTERCONNECT TASK GROUP
http://www.ibis.org/interconnect_wip/ 
Mailing list: ibis-interconnect@freelists.org 
Archives at http://www.freelists.org/archive/ibis-interconn/ 

======================================================================

Attendees from August 23 Meeting (* means attended at least using audio)

ANSYS                                Curtis Clark
Cadence Design Systems               Bradley Brim
Cisco                                David Siadat
Intel Corp.                          Michael Mirmak*
Keysight Technologies                Radek Biernacki, Ming Yan
Mentor, A Siemens Business           Arpad Muranyi*
Micron Technology                    Justin Butterfield*, Randy Wolff
SAE ITC                              Maureen Lemankiewicz, Logen Johnson
Signal Integrity Software            Walter Katz*, Mike LaBonte*
Teraspeed Labs                       Bob Ross*
University of Aveiro in Portugal     Wael Dghais


Michael Mirmak convened the meeting.  No patents were declared. 
Justin Butterfield took minutes.


Review of Minutes:
- Michael called for review of the minutes from the August 16 meeting.
  Mike LaBonte moved to approve the minutes.  Walter Katz seconded. 
  The minutes were approved without objection.


Review of ARs:
- Mike to work with Arpad Muranyi and Randy Wolff to draft text for a rule that
  the number of terminal lines must match the number of subcircuit ports.
  - Mike noted that this is already in BIRD189.5.  He proposed to leave the
    language as is.

- Michael to check into adding meetings on Fridays.
  - Michael reported that he is still looking into the next few Fridays.


Opens: 
- Walter stated that he and Arpad had an idea to change [Interconnect Model Set
  Selector] to [Interconnect Model Group].  The EDA tool would be able to select
  only one "group".  This would eliminate confusion with the ability to select
  multiple [Interconnect Model Set Selector]s.  


BIRD189.5 draft 5:
Bob Ross moved to delete the Unused_port_termination rules.  Walter seconded.
Bob clarified that the motion is to remove the Unused_port_termination
subparameter.  He commented that some of the content in the
Unused_port_termination rules section could be moved to the Number_of_terminals
rules section.  The EDA tool is responsible for terminating unused ports.  Mike
commented that this is already noted in the Terminal line rules.  Bob thought
that this statement might be better as a separate paragraph with some further
details.  Walter suggested for Bob and Mike to work on the details off-line.  
There were no objections to the motion.

Michael stated that the next issue is the interactions between BIRD189.5 and
[Pin Mapping].  Bob showed his bus_label presentation.  He noted that bus_labels
can be created in four different ways.  These methods include [Pin Mapping], by
default [Pin] signal_name (BIRD182), [Bus Label], or [Die Supply Pads].  Any
combinations of these methods can be used.  He showed examples where bus_labels
were added with the [Pin Mapping] keyword.  He also showed an additional example
where bus_labels were added with the [Die Supply Pads] keyword.  Michael
suggested that Bob take an AR to draft a rule for [Pin Mapping] in regards to
using it with BIRD189.5.  Bob added that by default bus_label equals the
signal_name if it is not explicitly defined per BIRD182.

Bob showed a presentation on references and the confusion on how to connect
them.  He focused on Touchstone models.  He noted that signal I/O paths are
one-to-one while PDN paths are not.  There are 16-reference combinations
considering which side of the model the reference is connected.  Michael asked
what the chassis ground symbol means.  Bob replied that the symbol denotes the
reference for lack of a better symbol.  Walter commented that the reference is
connected by the user.  If the user wants to do a ground based simulation, they
can use the spice ideal ground as the reference.  Walter stated that it is up to
the model maker to decide where to connect the ground pins of the Interconnect
Model.  

Bob asked if the Interconnect Model describes the ground path, where the N+1
terminal should be connected.  Walter replied that such models cannot be
referenced in measurements.  Bob commented that physical measurements are not
the issue, but spice simulations could have separate ports for ground.  Walter
stated that models without a physical reference do not make sense.  Michael
suggested to show an example which includes the S-parameters.


Mike moved to adjourn.  Walter seconded.  The meeting adjourned without
objection.