IBIS Chair's Report

Lance Wang


Zuken USA Chair, IBIS Open Forum

DesignCon 2024 IBIS Summit (Hybrid) Santa Clara, California, USA February 2, 2024



28 IBIS Members (Organization-based)





IBIS Officers June 2023- May 2024



Chair: Lance Wang, Zuken USA

Vice-Chair: Randy Wolff, Siemens EDA

Secretary: Graham Kus, MathWorks

Treasurer: Bob Ross, Teraspeed Labs

Librarian: Zhiping Yang, MST

Postmaster: Curtis Clark, ANSYS

Webmaster: Steve Parker, Marvell

• University Relations: Chulsoon Hwang, MST

IEEE DASC IBIS Liaison: Michael Mirmak, Intel





IBIS Meetings



- Weekly teleconferences
 - Quality task group (Tuesdays, 09:00 PT)
 - Advanced Technology Modeling (ATM) task group (Tuesdays, 12:00 PT)
 - Interconnect task group (Wednesdays, 08:00 PT)
 - Editorial task group (Suspended)
- IBIS Open Forum teleconference every 3 weeks (Fridays, 08:00 PT)
- IBIS Summit meetings (USA and international)
 - DesignCon, IEEE SPI, IEEE EMC+SIPI, Shanghai, Tokyo (JEITA-organized)
- Participants: ~290 in 2023 (~280 in 2022)



SAE ITC



- SAE Industry Technologies Consortia is the parent organization of the IBIS Open Forum
- IBIS is assisted by SAE employees Tammy Patton (replacing José Godoy), Phyllis Gross, and Michael McNair
- SAE ITC provides financial, legal, and other services
- https://www.sae-itc.com/



Task Groups



- Advanced Technology Modeling Task Group
 - Chair: Arpad Muranyi, Siemens EDA
 - https://ibis.org/atm_wip/
 - Develop non-interconnect technical BIRDs
- Editorial Task Group
 - Chair: Michael Mirmak, Intel
 - https://ibis.org/editorial_wip/
 - Produce IBIS specification documents
- Interconnect Task Group
 - Chair: Michael Mirmak, Intel
 - https://ibis.org/interconn_wip/
 - Develop on-die/package/module/connector interconnect modeling BIRDs
- Quality Task Group
 - Chair: Bob Ross, Teraspeed Labs
 - https://ibis.org/quality_wip/
 - Oversee IBISCHK parser testing and development



BIRD = Buffer Issue Resolution Document

IBIS Milestones



I/O Buffer Information Specification

- 1993-1994 IBIS 1.0-2.1:
 - Behavioral buffer model (fast simulation)
 - Component pin map (easy EDA import)
- 1997-1999 IBIS 3.0-3.2:
 - Package models
 - Electrical Board Description (EBD)
- 2002-2006 IBIS 4.0-4.2:
 - Receiver models
 - AMS languages
- 2007-2012 IBIS 5.0-5.1:
 - IBIS-AMI SerDes models
 - Power-aware model

- 2013-2015 **IBIS 6.0-6.1**:
 - PAM4 multi-level signaling
 - Power delivery package models
- 2019 **IBIS 7.0**:
 - Back-channel time-domain support
 - Interconnect modeling using IBIS-ISS and Touchstone
- 2021 **IBIS 7.1**:
 - DDRx IBIS-AMI support
 - Electrical Module Description (EMD)
 - IBIS-AMI back-channel statistical optimization
- 2023 **IBIS 7.2**:
 - Redriver simulation flow fixes
 - PAMn IBIS-AMI support

- 1995: ANSI/EIA-656 (IBIS 2.1 International standard)
- 1999: ANSI/EIA-656-A (IBIS 3.2 International standard)
- 2001: IEC 62014-1 (IBIS 3.2 International standard)
- 2003: Interconnect Model Specification (ICM 1.0)
- 2006: ANSI/EIA-656-B (IBIS 4.2 International standard)
- 2009: **Touchstone 2.0**
 - Official Touchstone donated from Agilent/Keysight
- 2011: IBIS-ISS 1.0 (Interconnect SPICE Subcircuit)
 - Subset of HSPICE
- 2024: Touchstone 2.1
 - Clarify S-parameter Definition
 - [End] Keyword Corrections and Other Editorial Changes
 - Per Port Reference Resistance on the Option Line
 - Clarify File Extension Rule for Touchstone 1.0 and 1.1 Files
- IBISCHK: IBIS file syntax parser
 - Current version 7.2.1
 - Source code available for purchase
 - Compiled executables available free of charge
- TSCHK2: Touchstone 2.0 file syntax parser
 - Current version 2.0.1
 - Source code available for purchase
 - Compiled executables available free of charge



Buffer Issue Resolution Documents (BIRD)

To submit a BIRD to the IBIS Open Forum, please use the BIRD Template, Rev. 1.3.

ID#	Issue Title	Requester	Date Submitted	Date Accepted	Supporting Version
229	AMI Test Data Support	Michael Mirmak, Intel Corp.	Dececmber 19, 2023		
228	Pin Name Field Extension	Michael Mirmak, Intel Corporation December 5, 2023			
227	AMI Ignore Block Feature	Alaeddin A. Aydiner, Sai Zhou, Intel Corp. November 14, 2023		January 5, 2024	
226	PSIJ Sensitivity	Kinger Cai, Fern Nee Tan, Chi-te Chen, Michael Mirmak, Intel Corp.	August 8, 2023	December 8, 2023	
225	Clarification for bus_label rules	Arpad Muranyi, Weston Beal, Randy Wolff, Siemens EDA	July 11, 2023	September 15, 2023	
224	New AMI Reserved Parameters for Ts4file port order	Liwei Zhao, Intel Corp.; Michael Mirmak, Intel Corp.	April 25, 2023	June 23, 2023	
223.1	Add support for SPIM in IBIS	Kinger Cai, Chi-te Chen, Intel Corp.	March 7, 2023, September 12, 2023	July 14, 2023 (223); November 17, 2023 (223.1)	
222	Clock Times Clarifications	Arpad Muranyi, Siemens EDA	November 8, 2022 December 9, 2022		7.2
221	AMI_parameters_in Clarification	Michael Mirmak, Intel Corp.	October 26, 2022	December 9, 2022	7.2
220	Pre-driver PSIJ Sensitivity Keyword	Yifan Ding, Chulsoon Hwang, Missouri S&T Zhiping Yang, Waymo; Randy Wolff, Micron Technology	October 20, 2022		
219.1	AMI Parameter Root Name Clarifications	Michael Mirmak, Intel Corp.	March 29, 2022, May 3, 2022	August 12, 2022	7.2



Touchstone Issue Resolution Documents (TSIRD)


To submit an TSIRD to the IBIS Open Forum, please use the TSIRD Template Rev. 1.0.


ID#	Issue Title	Requestor	Date Submitted	Date Accepted	Supported Version	Formats
6	Clarify File Extension Rule for Touchstone 1.0 and 1.1 Files	Bob Ross, Teraspeed Labs; Arpad Muranyi, Siemens EDA	July 5, 2023	September 15, 2023		<u>(DOC)</u>
5.1	Per Port Reference Resistance on the Option Line	Arpad Muranyi, Randy Wolff, Siemens EDA; Bob Ross, Teraspeed Labs	June 14, 2023; July 5, 2023	September 15, 2023		<u>(DOC)</u>
4.1	[End] Keyword Corrections and Other Editorial Changes	Michael Mirmak, Intel Corp.	March 2, 2022 , July 20, 2022	September 9, 2022		(DOC)
3	Clarify S-parameter Definition	Radek Biernacki, Agilent Technologies; Michael Mirmak, Intel	July 20, 2011 ,	October 7, 2011		(DOC)

IBIS Quality Specification

https://www.ibis.org/quality_ver3.0/

- Quality specification updated to version 3.0 with additions for power-aware models
 - 5 new items for [Component] and [Pin Mapping]
 - 12 new items for [Model]
 - The specification document is approved by the IBIS Open Forum





- Quality checklist spreadsheet
 - The checklist spreadsheet is in sync with the specification document
 - The spreadsheet includes some automation to determine IQ level on each component and model sheet
 - The spreadsheet file will be available on the website along with the new version of the specification

IBISCHK 7.2.1 Development



- New parser is delivered on December 21, 2023
- Covers 6 BUG fixes (BUG 239 and BUG 241-245)
 - https://ibis.org/bugs/ibischk/

IBISCHK Parser Issue Reports (BUGs)

To find out how to submit a bug to the IBIS Open Forum, please read the document bugform.txt.

ID#	Title	Requester	Date Submitted	Severity	Priority	Status	Date Closed	Supported Version
245	Has Platform Issue Message in IBIS-AMI Checking Not Clear	Weston Beal, Siemens EDA	June 13, 2023	MODERATE	LOW	CLOSED	December 8, 2023	7.2.1
244	False IBIS Ver Compatibility Error for EMD and IBIS File Checking	Randy Wolff, Arpad Muranyi; Siemens EDA	June 14, 2023	MODERATE	MEDIUM	CLOSED	December 8, 2023	7.2.1
243	Remove Make File Warning Messages During Compilations	Graham Kus, MathWorks; Michael Schaeder, Zuken; Curtis Clark, Ansys; Bob Ross, Teraspeed Labs	May 30, 2023	ANNOYING	LOW	CLOSED	December 8, 2023	7.2.1
242	Change Caution to Error for Illegal NC as signal_type and Change Message	Randy Wolff, Siemens	May 28, 2023	SEVERE	MEDIUM	CLOSED	December 8, 2023	7.2.1
	Remove or Revise EMD Warning for Legal signal_name, signal_type Combinations	Randy Wolff, Siemens	May 26, 2023	SEVERE	MEDIUM	CLOSED	December 8, 2023	7.2.1
240	Parser Crashes When [Interconnect Model Group] Name is Missing	Arpad Muranyi, Siemens EDA	March 3, 2023	SEVERE	HIGH	CLOSED	April 21, 2023	7.2.0
239	No Message for Unreferenced [Interconnect Model Set]s	Michael Mirmak, Intel Corp.	March 3, 2023	ENHANCEMENT	LOW	CLOSED	December 8, 2023	7.2.1
238	Interconnect Models with Duplicate pin_names Incorrectly Produce Errors	Michael Mirmak, Intel Corp.	October 14, 2022	MODERATE	MEDIUM	CLOSED	November 18, 2022	7.1.1

Recent and Future Developments in IBIS?




- IBIS Open Forum's task groups are discussing these topics:
 - Expanded system-level perspective
 - Clock/data relationships, timing information, equalization training
 - Power Integrity focused modeling
 - Chip-level Standard Power Integrity Model (SPIM, BIRD223 accepted on July 14, 2023)
 - Improved Power Supply Induced Jitter modeling (PSIJ, BIRD226 accepted on Dec. 8, 2023, and BIRD220 is pending approval)
 - Voltage regulator, diode, and inductor models
 - Multi-level analog buffer modeling
 - Interconnect Modeling
 - Touchstone 2.1 expansions, adds per-port reference resistances on the option line
 - Touchstone 3.0 with Pole/Residue and port mapping support
 - IBIS-ISS expansions
 - Quality and Testing
 - AMI Test Data Support (BIRD229)
- What else should we be looking at? Bring your ideas!

Participation in IBIS

- The success of IBIS depends on active participation and volunteering
- Bringing your ideas and talents to IBIS
 - Task groups for technical discussions and document editing
 - IBIS email reflectors
 - Open Forum teleconferences for event planning and voting
 - Summit presentations
 - IBIS Board and task group volunteering
 - Writing BIRDs Buffer Issue Resolution Documents
 - Official method for submitting a proposed change to the IBIS specification
 - Many developed collaboratively in task groups
 - Discussed and voted on in Open Forum meetings



IBIS Website Resources



ATM Quality

BIRDs ISSIRDs TSIRDs

Officers Articles FAQ

Interconnect





IBIS.org

| Home | Articles | FAQ | Support | Models | Specs | Roster

[Thank You]



IBIS Open Forum:

Web: https://ibis.org
Email: info@ibis.org

We welcome participation by all IBIS model makers, EDA tool vendors, IBIS model users, and interested parties.