WELCOME FROM MICHAEL MIRMAK, INTEL CORPORATION

On behalf of the I/O Buffer Information Specification (IBIS) Open Forum, I would like to welcome our presenters and guests to the Asian IBIS Summit in Shanghai.

Seven is a lucky number in some parts of the world, and we are happy to be celebrating seven years of annual Summits in the People's Republic with this event. The IBIS Open Forum is certainly lucky and thankful for the opportunity to see our friends and colleagues again, and for such a very detailed and thought-provoking technical program.

We are especially grateful to our sponsors Huawei Technologies, Agilent Technologies, Ansys, Cadence Design Systems, Intel Corporation, IO Methodology Inc., Sigrity, Synopsys and ZTE Corporation, for making this Summit possible.

Our thanks to you for participating and best wishes for a successful summit!

Sincerely,

Michael Mirmak Chair, IBIS Open Forum

在这里我仅代表的 IBIS 公开论坛,欢迎我们的各位演讲者和嘉宾前来参加在上海举行的第七届亚洲 IBIS 技术研讨会。

在世界上一些地区,七是一个幸运的数字。在这里我很高兴与大家一起来庆祝这第七年度 IBIS 亚洲峰会。 IBIS 开放论坛是幸运的。我感谢再次有机会见到我们的朋友和同事,一起来研讨这个值得人深思的技术问题。

我们特别感谢我们的赞助商华为技术有限公司,安捷伦科技公司,ANSYS, Cadence 设计系统公司, 英特尔公司,IO Methodology 公司,Sigrity 公司,Synopsys 公司和中兴通讯股份有限公司,是 他们使得本次峰会成为可能。

感谢您的参与,并祝愿本次峰会圆满成功!

此致

马梦宽 IBIS开放论坛主席

WELCOME FROM LI JINJUN, HUAWEI TECHNOLOGIES

Ladies and Gentleman,

On behalf of Huawei Technologies, welcome to the seventh annual Asian IBIS Summit (China). I would like to express my appreciation to IBIS Open Forum and all the sponsors for co-organizing this event.

Since 2005, IBIS Asian Summit in China has been the top-level international conference in high speed digital design society in China. I am looking forward to work with IBIS members in China, and to expand our participations in the region.

Huawei has actively involved in all IBIS society's events. We hope to resolve high speed link issues with IBIS Open Forum, EDA vendors and IC vendors. Your comments and suggestions will be deeply appreciated!

Welcome all of you to Shanghai! Hope you will enjoy all the technical discussions and sharing throughout the meeting, and have a nice journey!

Thank you! Li Jinjun Huawei Technologies

各位专家,各位来宾:

我代表华为公司,欢迎大家来参加第7届亚洲 IBIS 技术研讨会, 衷心地感谢 IBIS 协会组织本次 会议。

自从 2005 年以来, IBIS 技术研讨会已经成为了中国高速设计领域的一次盛会。我很高兴有机会与 IBIS 协会一起促进和扩大在该领域的分享。

华为积极参与各项 IBIS 活动,希望与 IBIS 协会、EDA 软件、芯片公司一道来共同解决许多高速链路设计上的挑战,欢迎大家会上讨论和建议。

欢迎 IBIS 专家来到上海,希望你们能够喜欢所有的技术讨论和会议分享,度过美好一天。

谢谢大家 华为公司 厉进军

AGENDA AND ORDER OF THE PRESENTATIONS

(The actual agenda might be modified)

	IBIS SUMMIT MEETING AGENDA
8:15	REFRESHMENTS & SIGN IN - Vendor Tables Open at 8:30
9:15	<pre>Welcome - Li, JinJun (Huawei Technologies, China) - Mirmak, Michael (Chair, IBIS Open Forum, Intel Corporation, USA)</pre>
9:00	<pre>IBIS Status and Future Direction</pre>
9:15	<pre>IBIS Model as De-Facto Standard</pre>
9:40	<pre>IBIS VT Waveform and Over Clocking</pre>
10:10	BREAK (Refreshments and Vendor Tables)
10:30	<pre>IBIS Parsers</pre>
11:00	DDR3 System Timing Budget Analysis by SI&PI Co-Simulation 33 Yi, Bi; Wang, Ping; and Zhu, Shunlin (ZTE Corporation, China)
11:30	Modeling the On-die De-cap of IBIS 5.0 PDN-aware Buffers 41 Wang, Lance* and Wolff, Randy** (*IO Methodology, and **Micron Technology, USA)
12:00	FREE BUFFET LUNCH (Hosted by Sponsors) - Vendor Tables

AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

13:30	<pre>Power-aware I/O Modeling for High-speed Parallel Bus</pre>	49
14:05	<pre>The Application of of IBIS-AMI Model Cascaded Simulation for 10 Gigabit Repeater Serial Link Analysis Xu, ZhengRong*; Ma, LuYu*; Willis, Ken**#; Wang, HaiSan**##; Sledjeski, Lee***; and Unger, Nate*** (*Huawei Technologies, China, **Sigrity, #USA, ##China, ***Texas Instruments, USA)</pre>	60
14:30	AMI Applications in High-speed Serial Channel Analysis and Measurement Correlation Jia, Wei; Sun, AnBing; and Zhu, ShunLin (ZTE Corporation, China)	67
15:00	BREAK (Refreshments and Vendor Tables)	
15 : 20	Pseudo Transient Eye Analysis by Convolution Method Li, Baolong (ANSYS, China)	77
15 : 45	<pre>Introduction of FEC IL Gain Estimation Method in High Speed Link Dong, XiaoQing and Huang, ChunXing (Huawei Technologies, China)</pre>	83
16:15	<pre>Supporting External Circuit as Spice or S-parameters in Conjunction with I-V/V-T Tables Drumstad, Kent*; Hawes, Adge*##; Kukal,Taranjit**###; Al-Hawari, Feras**#; Varma, Ambrish**#; and Jernberg, Terry**# (*IBM, #USA, ##United Kingdom, **Cadence Design Systems, ###India, #USA)</pre>	92
16:50	Board-Only Power Delivery Prediction for Voltage Regulator and Mother Board Designs He, JiangQi# and Li, Y.L.## (Intel Corporation, #USA, ##China)	106
17 : 25	Concluding Items	
17:30	END OF IBIS SUMMIT MEETING	































Th	e Results		
	SI simulator	Cross Point Voltage	
	Α	600 MV	
	В	730 mV	
	С	620 mV	
	D	750 mV	
	E	764 mV	
	F	705 mV	
	The results	are all different	
WAD	OW Co., Ltd. Xpeedie Asian IBIS	Summit (Shanghai), November 15, 2	011 6





SI simulator	Cross Point Voltage
А	600 mV
В	730 mV
С	620 mV
D	750 mV
E	764 mV
F	705 mV
	What can I believe?















































	Ne	w Flags in ibischk5	
Usage:	ibischk5	<ibs filename=""></ibs>	
:	ibischk5	-ebd <ebd filename=""></ebd>	
:	ibischk5	-pkg <pkg filename=""></pkg>	
:	ibischk5	-ami <ami filename=""></ami>	
Usage:	ibischk5	-caution -numbered <ibs file<="" td=""><td>ename></td></ibs>	ename>
:	ibischk5	-caution -numbered -ebd <ebd file<="" td=""><td>ename></td></ebd>	ename>
:	ibischk5	-caution -numbered -pkg <pkg file<="" td=""><td>ename></td></pkg>	ename>
:	ibischk5	-caution -numbered -ami <ami file<="" td=""><td>ename></td></ami>	ename>
The fla	ags prior	to the file name can be in any or	der,
and the	e -caution	and/or -numbered flags are option	nal.
• –ar inte • –nu No	ni for <fil erface con umbered tes and C</fil 	e_name>.ami (algorithmic mod trol file) I for numbered E rror, W arning Saution messages	el ;,
5 (© 2011 Torsepood Consulting Group 11 C	TERAS



			1155 un	Ique	e message s	trings)	
1	Number	Symbol in Code	Message string	Parameters	Comment	Category	Clasification
	100	MDL_ERR_O	Unable to Allocate Memory: %s %d	filename, line	The code failed to allocate memory in <filename>at</filename>	Internal Error	E
2				number	linenumber>		
3	101	MDL_ERR_1	Unable to get IBIS structure		Program data structures are corrupt	Internal Error	E
4	102	MDL_ERR_2	Orphan Model keyword.		Model keyword found but not within a Model declaration	Error with IBIS file Line number	E
5	103	MDL_ERR_3	Illegal Digital Port <%s> (not allowed in SPICE Ports section)	portname	Improper use of Digital port <portname></portname>	Error with IBIS file Line number	E
6	104	MDL_ERR_4	D_switch not allowed with (D_drive,D_receive,or D_enable) in		Improper use of D_switch	Error with IBIS file Line number	E
7	105	MDL_ERR_5	%s not allowed with D_switch in Ports/A2D/D2A Section			Error with IBIS file Line number	E
8	106	MDL_ERR_6	Reserved Digital Port <%s> used as	portname	Improper use of Reserved Digital port <portname></portname>	Error with IBIS file Line number	E
9	107	MDL_ERR_7	Orphan data line keyword.		A Model related data line was found where none was expected	Error with IBIS file Line number	E
LO	108	MDL_ERR_8	TTgnd Typical value should be > 0		Improper TTgnd typical value	Error with IBIS file Line number	E
11	109	MDL_ERR_9	TTgnd Min value should be >0		Improper TTgnd minimum value	Error with IBIS file Line number	E
2	110	MDL_ERR_10	TTgnd Max value should be >0		Improper TTgnd maximum value	Error with IBIS file Line number	E
13	111	MDL_ERR_11	TTgnd typ value is not in between		Improper range for TTgnd	Warning	w
14	112	MDL_ERR_12	TTpower Typical value should be >0		Improper TTpower typical value	Error with IBIS file Line number	E
15	113	MDL_ERR_13	TTpower Min value should be >0		Improper TTpower minimum value	Error with IBIS file Line number	E
16	114	MDL_ERR_14	TTpower Max value should be > 0		Improper TTPower maximum value	Error with IBIS file Line number	E
L7	115	MDL_ERR_15	TTpower typ value is not in between		Improper range for TTPower	Warning	w
18	116	MDL_ERR_16	[Model Spec] should be specified immediately after all the subarrameters of a model and		Improper positioning of [Model Spec]	Error with IBIS file Line number	
	117	MDL ERR 17	[Receiver Thresholds] should not be	modeltype	Receiver thresholds are not allowed for a	Warning with IBIS file Line number	w
19			specified for model type %s		<modeltype> which is not an Input or I/O model type</modeltype>	-	
20	118	MDL_ERR_18	[Add Submodel] should be specified before other keywords for a model		Improper positioning of [Ad Submodel]	Error with IBIS file Line number	E
21	119	MDL_ERR_19	%s Already Defined For Model %s'	sub parameter/keywo rd, modelname	A model <sub-parameter keyword="" or=""> was already defined for <modelname></modelname></sub-parameter>	Error with IBIS file Line number	E
2	120	MDL_ERR_20	[Receiver Thresholds] should be specified immediately after all the subparameters of a model and before the other keywords of a		Improper positioning of [Receiver Thresholds] keyword	Error with IBIS file Line number	E
23	121	MDL_ERR_21	Expecting Keyword. Invalid Line		An invalid line was found where a keyword was expected	Error with IBIS file Line number	E





	nccp.//	www.eua.org/ii	JI2/D (n vegr	712	СПК	J
	S IESCHEParser Issue Reports (BUGs) - Haailla Firefax						al al
٤)	C X A Http://eda.org/bit.bugs.bud	9,/rdex.html				• [4] - Long	£
Mos	at Varient 🦉 Getting Started 🗻 Latent Headlines						
),H	IIS: IBISCHK Parser Issue Reports (
		IBISCHK Parser Issue Re	ports (BU	Gs)			
ID#	Title	Requester	Date Submitted	Severity	Priority	Status	Date Closed
130	Program Closure with Case Sensitive Errors in Ramp Subparameters	Lance Wang, IO Methodology, Randy Wolff, Micron Technology, Bob Ross, Teraspeed Consulting Group	October 14, 2011	(SEVERE)	(HIGH)	(CLOSED)	(October 28, 2011)
129	Identical [Composite Current] points erroneously required	Lance Wang	7/21/2011	MODERATE	MEDIUM	CLOSED	October 7,2011
128	Repetition of Reserved Parameters and Model Specific Sections Not Checked	Bob Ross, Teraspeed Consulting Group	March 29, 2011	ANNOYING	MEDIUM	OPEN	
127	IBIS-AMI Fatal Error with Root Parameter Spurious Text	Bob Ross, Teraspeed Consulting Group	March 13, 2011	SEVERE	HIGH)	OPEN	
126	Illegal Text After IBIS-AMI Parameters Not Reported	Walter Katz, SiSoft and Bob Ross, Teraspeed Consulting Group	March 9, 2011	MODERATE	HIGH	OPEN]
125	Missing Basic Checks on ani Files	Walter Katz, SiSoft and Bob Ross, Teraspeed Consulting Group	January 6, 2011	MODERATE	HIGH	OPEN]
124	Erroneous Whitespace Requirement in ani Files	Curtis Clark, Ansys, Inc.	January 4, 2011	MODERATE	MEDIUM	OPEN	
123	Wrong Cautions for [Ramp] dV	PRABHAT RANJAN, STMicroelectronics Pvt Ltd	December 14, 2010	MODERATE	MEDIUM	CLOSED	March 17, 2011
122	[Model Spec] Verf and Reef Values Ignored in Timing Load Check	Sergey Nikonchuk, Andrey Babiatsev - Freescale Semicondictor Inc.	October 9, 2010	MODERATE	MEDIUM	CLOSED	October 7, 2011
121	Broken Missing [Component] Test	Atal Agarwal, Adept Software Avenues	September 1, 2010	SEVERE	MEDIUM	CLOSED	November 5, 2010
120	Unusued [Model Selector] Cantion	Bob Ross, Teraspeed Consulting Group	July 27, 2010	ENHANCEMENT	LOW	NOT A BUG	<u></u>
119	Waveform Test Missing Results with Version 4.2.1 and Beyond	Bob Ross, Teraspeed Consulting Group	July 5, 2010	SEVERE	MEDIUM	CLOSED	November 5, 2010
118	Vmeas Check with Version 4.2.1 and Beyond Fahre	Bob Ross, Teraspeed Consulting Group	July 5, 2010	SEVERE	MEDIUM	CLOSED	November 5, 2010
117	Debug Error with Missing Pin Numbers and Other Conditions	Bob Ross, Teraspeed Consulting Group and Arpad Muranyi, Mentor Graphics	June 3, 2010	SEVERE	MEDIUM	CLOSED	February 13, 2011
116	[ISSO_PU] and [ISSO_PD] Mismatch Checks	Sergey Nikonchuk, Andrey Babintsev - Freescale Semicondictor Inc.	April 22, 2010	SEVERE	MEDIUM	CLOSED	March 17, 2011



















Traditional Timing Design for DDRx System


























ZTE中兴

- Choosing an appropriate modeling method is critical for simulation. Otherwise simulation may not be accurate enough or too complex and time consuming.
- The traditional way to simulate DDR3 system timing is not precise enough, because DDR3 Timing simulations need to consider all the uncertainties.
- Using the SPICE model in DDR3 timing simulation is precise, but time consuming. It's not a very effective way to work.
- IBIS model is appropriate for what-if analysis due to its relative short run time and sufficient accuracy.





Randy Wolff, <u>rrwolff@micron.com</u> Micron Technology IBIS Summit (Shanghai) Nov. 15th, 2011











































I/O Trai	nsistor v	s. IB	IS Modeling	
Summary			Ũ	
I/O Transisto	I/O Transistor Netlist		IBIS Model	
 Extracted from completer all parasitics and device l Parameters, design information 	Extracted from complete design topology, Il parasitics and device library included Parameters, design information		 I-V/V-T tables for the final stage Pin out information 	
Trade-off				
Trade-off	I/O Transistor I	Netlist	IBIS Model	
Trade-off Accuracy (SI)	I/O Transistor I Good	Netlist	IBIS Model Good	
Trade-off Accuracy (SI) Accuracy (PI)	I/O Transistor I Good Good	Netlist	IBIS Model Good Enhanced in Ver5.0	
Trade-off Accuracy (SI) Accuracy (PI) Simulation Time	I/O Transistor Good Good Slow (Usually 10X t	Netlist han IBIS)	IBIS Model Good Enhanced in Ver5.0 Fast	
Trade-off Accuracy (SI) Accuracy (PI) Simulation Time Supported by EDA Tool	I/O Transistor I Good Good Slow (Usually 10X t Not good	Netlist han IBIS)	IBIS Model Good Enhanced in Ver5.0 Fast Good (Many EDA tool supported)	


























































































































Abbrev	iations		
Abbreviation	Explanation		
FEC	Forward Error Correction		
DFE	Decision Feedback Equalizer		
IL	Insertion Loss		
BER	Bit Error Rate		
SNR	Signal to Noise Ratio		
KR	Short for 10GBASE-KR standard		
HUAWEI TECHNOLOGIES Co., Ltd.		Page 1	🔰 😽 HUAW

















HUAWEI TECHNOLOGIE	S Co I td

🙌 HUAWEI


































































































































