

## WELCOME FROM MIKE LABONTE, IBIS OPEN FORUM

Ladies and Gentlemen,

As chair of the IBIS Open Forum it is my pleasure to welcome you to the 2016 Asian IBIS Summit in Shanghai, and to thank you for your presentations and participation. We are grateful to our sponsors Huawei Technologies, Cadence Design Systems, IO Methodology, SPISim, Synopsys, Teledyne LeCroy, Xpedic Technology, and ZTE Corporation for making this event possible.

Since 1993 IBIS has provided the digital electronics industry with specifications to make signal, timing, and power integrity analyses much easier and faster. The challenges keep changing and the IBIS community keeps responding with new enhancements to the IBIS family of specifications, which the IC vendors, EDA tool companies, and system designers adopt readily.

Support for IBIS in Asia has been strong, and we are pleased to see the formation of an IBIS China Regional Forum. The IBIS Open Forum looks forward to continued innovation and contributions from technology companies around the world. Thank you!



Mike LaBonte  
Signal Integrity Software (SiSoft)  
Chair, IBIS Open Forum

## WELCOME FROM MIKE LABONTE, IBIS OPEN FORUM

女士们，先生们，

作为 IBIS 开放论坛的主席我很高兴地欢迎大家来到 2015 年亚洲 IBIS 上海峰会，并感谢您的演讲和参与。我们特别要感谢我们的赞助商华为技术，Cadence Design Systems，IO Methodology Inc，SPISim，Synopsys，Teledyne LeCroy，Xpeedic Technology 和中兴通讯，是他们使本次活动成为可能。

从 1993 年至今，IBIS 为高速数字电路设计的信号，时序和功率完整性分析方面提供了更加容易和快捷电子模型行业规范。为适应不断变化的挑战，在 IC 供应商，EDA 工具公司和系统设计师的共同努力下，IBIS 正在继续不断加入新的功能和完善已有的 IBIS 系列规范。

在亚洲，IBIS 受到了更广泛的支持。在这里我也要向大家宣布 IBIS 中国分会的正式成立，对此，IBIS 开放论坛期待着有更多的技术公司的参与和更多的技术创新和贡献。

谢谢！



Mike LaBonte (迈克 拉邦地)

SiSoft 公司

主席，IBIS 开放论坛

## WELCOME FROM LIU SHUYAO, HUAWEI TECHNOLOGIES

Ladies and Gentlemen,

On behalf of Huawei Technologies, welcome to the 12th annual Asian IBIS Summit (China). I would like to express my appreciation to IBIS Open Forum and all the sponsors for co-organizing this event.

Since 2005, IBIS Asian Summit in China has been the top-level international conference in high speed digital design society in China. I am looking forward to work with IBIS members in China, and to expand our participations in the region.

Huawei has actively involved in all IBIS society's events. We hope to resolve high speed link issues with IBIS Open Forum, EDA vendors and IC vendors. Your comments and suggestions will be deeply appreciated !

Welcome all of you to Shanghai! Hope you will enjoy all the technical discussions and sharing throughout the meeting, and have a nice journey !

Thank you!  
Shuyao Liu  
Huawei Technologies

各位专家，各位来宾：

我代表华为公司，欢迎大家来参加第 12 届亚洲 IBIS 技术研讨会，衷心地感谢 IBIS 协会组织本次会议。

自从 2005 年以来，IBIS 技术研讨会已经成为了中国高速设计领域的一次盛会。我很高兴有机会与 IBIS 协会一起促进和扩大在该领域的分享。

华为积极参与各项 IBIS 活动，希望与 IBIS 协会、EDA 软件、芯片公司一道来共同解决许多高速链路设计上的挑战，欢迎大家会上讨论和建议。

欢迎 IBIS 专家来到上海，希望你们能够喜欢所有的技术讨论和会议分享，度过美好一天。

谢谢大家  
华为公司 柳树要





## AGENDA AND ORDER OF THE PRESENTATIONS

(The actual agenda might be modified)

---

### I B I S S U M M I T M E E T I N G A G E N D A

8:15	<b>SIGN IN</b> - Vendor Tables Open at 8:30	
8:45	<b>WELCOME</b> - Liu, Shuyao (Huawei Technologies, China) - LaBonte, Mike (Chair, IBIS Open Forum) (Signal Integrity Software (SiSoft), USA)	
9:00	<b>IBIS Chair's Report</b> . . . . . LaBonte, Mike (Signal Integrity Software (SiSoft), USA)	7
9:25	<b>IBIS Model Simulation with RLC_dut</b> . . . . . Chen, Xuefeng (Synopsys, China)	16
9:55	<b>Case Study: Modeling IBIS for Open_drain True Differential Pair Buffer</b> . . . . . Wang*, Lance; Liang**, Yan (*IO Methodology; **Maxim Integrated, USA)	22
10:20	<b>BREAK</b> (Refreshments and Vendor Tables)	
10:40	<b>Differential Modeling Flow with Series Model in Verilog-A</b> . . . . . Huang*, Wei-hsing; Gupta**, Sanjeev (*SPISim, USA; **Sigintegrity Solutions, India)	30
11:10	<b>IBIS-AMI Model Generation with Quality</b> . . . . . Liang, Skipper (Cadence Design Systems, China)	40
12:00	<b>FREE BUFFET LUNCH</b> (Hosted by Sponsors) - Vendor Tables	



# IBIS Chair's Report



<http://www.ibis.org/>

Mike LaBonte  
Signal Integrity Software  
Chair, IBIS Open Forum

Asian IBIS Summit  
Shanghai, China  
November 11, 2016

## Specification Development

# IBIS Milestones


### I/O Buffer Information Specification

- 1993-1994 **IBIS 1.0-2.1:**
  - Behavioral buffer model (fast simulation)
  - Component pin map (easy EDA import)
- 1997-1999 **IBIS 3.0-3.2:**
  - Package models
  - Electrical Board Description (EBD)
  - Dynamic buffers
- 2002-2006 **IBIS 4.0-4.2:**
  - Receiver models
  - AMS languages
- 2007-2012 **IBIS 5.0-5.1:**
  - IBIS-AMI SerDes models
  - Power aware
- 2013-2015 **IBIS 6.0-6.1:**
  - PAM4 multi-level signaling
  - Power delivery package models

### Other Work

- 1995: **ANSI/EIA-656**
  - IBIS 2.1
- 1999: **ANSI/EIA-656-A**
  - IBIS 3.2
- 2001: **IEC 62014-1**
  - IBIS 3.2
- 2003: **ICM 1.0**
  - Interconnect Model Specification
- 2006: **ANSI/EIA-656-B**
  - IBIS 4.2
- 2009: **Touchstone® 2.0\***
- 2011: **IBIS-ISS 1.0**
  - Interconnect SPICE Subcircuit specification

\*Touchstone® is a registered trademark of Agilent Technologies, Inc.



- Specification Development
- ## Work In Progress
- **Advanced Technology Modeling Task Group**
    - IBIS 6.2 dedicated to reference node clarifications
    - Back-channel support (BIRD147.3)
    - C\_comp model enhancements
    - Redriver flow enhancements
  - **Interconnect Task Group**
    - External Package/on-die models using IBIS-ISS and Touchstone®
  - **IBIS Quality Task Group**
    - IBISCHK enhancements and documentation
- IBIS Chair's Report 4

Specification Development

## In Progress: IBIS 6.2

- Purpose: Clarify reference terminal conventions in IBIS
- BIRDs submitted, discussed in ATM Task Group
- Editorial Task Group will resume after BIRDs passed



Figure 31 - Package Matrix Voltage Polarities and Current Directions




Figure 1 - Reference Load Connections





Figure 9 - Reference Data Collection

Specification Development

## In Progress: Backchannel support


- Purpose: Backchannel to model time domain link training
- BIRD 147.3 recommended by ATM Task Group for acceptance



Specification Development

## In Progress: C\_comp Model Enhancements

- Purpose: Accurate C\_comp model supporting frequency and voltage dependence, using IBIS-ISS and Touchstone®
- In ATM Task group, BIRD not yet submitted




IBIS Chair's Report

7

Specification Development

## In Progress: Redriver Flow Enhancements

- Purpose: Provide full redriver channel impulse to Rx Init for optimization, eliminate the need for deconvolution
- In ATM Task group, BIRD not yet submitted



IBIS Chair's Report

8

Specification Development

## In Progress: Interconnect BIRD

- Purpose: External Package/on-die models using IBIS-ISS
- In Interconnect Task Group, BIRD (draft 42) not yet submitted

```
[Interconnect Model Set]      Full_ISS_PDN_sn_2
[Interconnect Model]        Full_ISS_buf_pin_2
File_IBIS-ISS              full_buf_pin.iss      full_buf_pin_2_typ
Number_of_terminals = 14
1 Pin_I/O      pin_name      A1      |      DQ1      DQ
2 Pin_I/O      pin_name      A2      |      DQ2      DQ
3 Pin_I/O      pin_name      A3      |      DQ3      DQ
4 Pin_I/O      pin_name      D1      |      DQS+     DQS
5 Pin_I/O      pin_name      D2      |      DQS-     DQS
6 Pin_Rail     signal_name  VDD     |      VDD      POWER
7 Pin_Rail     signal_name  VSS     |      VSS      GND
8 Buf_I/O      pin_name      A1      |      DQ1      DQ
9 Buf_I/O      pin_name      A2      |      DQ2      DQ
10 Buf_I/O     pin_name      A3      |      DQ3      DQ
11 Buf_I/O     pin_name      D1      |      DQS+     DQS
12 Buf_I/O     pin_name      D2      |      DQS-     DQS
13 Buf_Rail    signal_name  VDD     |      VDD      POWER
14 Buf_Rail    signal_name  VSS     |      VSS      GND
[End Interconnect Model]
[End Interconnect Model Set]
```

Specification Development

## In Progress: Approved BIRDS

- All are targeted for IBIS 6.2

BIRD	Title
179	New IBIS-AMI Reserved Parameter Special_Param_Names
180	Require Unique Pin Names in [Pin]
182	POWER and GND [Pin] signal_name as [Pin Mapping] bus_label
183	[Model Data] Matrix Subparameter Terminology Correction

Specification Development

## In Progress: Open BIRDS


- Some are targeted for IBIS 6.2
- Some are superseded by new BIRDS and will be rejected

125.1	Make IBIS-ISS Available for IBIS Package Modeling
145.3	Cascading IBIS I/O buffers with [External Circuit]s using the [Model Call] keyword
157	Parameterize [Driver Schedule]
158.3	AMI Touchstonefile (R) Analog Buffer Models
161.1	Supporting Incomplete and Buffer-only [Component] Descriptions
163	Instantiating and Connecting [External Circuit] Package Models with [Circuit Call]
164	Allowing Package Models to be defined in [External Circuit]
165	Parameter Passing Improvements for [External Circuit]s
166	Resolving problems with Redriver Init Flow
181	I-V Table Clarifications
184.1	Model_name and Signal_name Restriction for POWER and GND Pins
185.1	Section 3 Reserved Word Guideline Update



Specification Development

## Days To Resolve BIRDS

As of 23-Oct-2016







## IBIS Officers 2016-2017


Chair: *Mike LaBonte, Signal Integrity Software*  
Vice-Chair: *Lance Wang, IO Methodology Inc.*  
Secretary: *Randy Wolff, Micron Technology*  
Treasurer: *Bob Ross, Teraspeed Labs*  
Librarian: *Anders Ekholm, Ericsson*  
Webmaster: *Mike LaBonte, Signal Integrity Software*  
Postmaster: *Curtis Clark, ANSYS*

## IBIS Meetings

- Teleconferences every week
  - Quality Task Group (Tuesdays)
  - Advanced Technology Modeling Task Group (Tuesdays)
  - Interconnect Task Group (Wednesdays)
  - Editorial Task Group (some Fridays, now suspended)
- IBIS Open Forum teleconference every 3 weeks
- IBIS Summit meetings: DesignCon, SPI, Shanghai, Taipei, Tokyo, EPEPS (2015)

Organization

## New: China Regional Forum



IBIS Chair's Report

17

## [Thank You]



IBIS Open Forum:  
Web: <http://www.ibis.org>  
Email: [ibis-info@freelists.org](mailto:ibis-info@freelists.org)

We welcome participation  
by all IBIS model makers,  
EDA tool vendors, IBIS model  
users, and interested parties.

IBIS Chair's Report

18

# IBIS Model Simulation with R/L/C\_dut

Xuefeng Chen  
Asian IBIS Summit Meeting  
Shanghai, China  
November 11, 2016



## Outline


- Introduction of IBIS R/L/C\_dut subparameters
- IBIS algorithm enhancement for R/L/C\_dut
- Accuracy test of complete IBIS model with R/L/C\_dut
- Summary

## Introduction of IBIS R/L/C\_dut subparameters

### IBIS 3.2:

V-T waveform subparameters

The  $R_{dut}$ ,  $C_{dut}$ , and  $L_{dut}$  subparameters are analogous to the package parameters  $R_{pkg}$ ,  $C_{pkg}$ , and  $L_{pkg}$  and are used if the waveform includes the effects of pin inductance/capacitance




#### Example:

```
[Rising Waveform]
R_fixture = 50
V_fixture = 0.0
| C_fixture = 50p
| L_fixture = 2n
| C_dut = 7p
| R_dut = 1m
| L_dut = 1n
| Time
```

V(typ)

## IBIS Algorithm Without R/L/C\_dut



### Two steps to get scaling coefficients of PU, PD (Ku,Kd)

1. Get  $I_{die}(t)$  by V-T waveforms,  $C_{comp}$  and R/L/C\_fixture : apply  $i=C*dv(t)/dt$  and  $v=L*di(t)/dt$
2. Use the well known 2EQ/2UK algorithm:


$$0 = Ku(t) * Iu(Vwfm1(t)) + Ipc(Vwfm1(t)) - Kd(t) * Id(Vwfm1(t)) - Igc(Vwfm1(t)) - Idie(Vwfm1(t))$$

$$0 = Ku(t) * Iu(Vwfm2(t)) + Ipc(Vwfm2(t)) - Kd(t) * Id(Vwfm2(t)) - Igc(Vwfm2(t)) - Idie(Vwfm2(t))$$

For details , please refer:

"IBIS Algorithm Including Reactive Loads", Xuefeng Chen, Asian IBIS Summit (China), September 11, 2007.

## IBIS algorithm enhancement for R/L/C\_dut



The step 1 of  $V_{die}(t)$  &  $I_{die}(t)$  calculation extends to:

- get  $I(L\_fixture)$  by  $V_{waveform}(t)$  and  $L/R/C/V\_fixture$ .
- get  $I(C\_dut)$  by  $V_{waveform}(t)$  and  $C\_dut$ .
- get  $I(L\_dut)$  by above  $I(L\_fixture)$  and  $I(C\_dut)$ .
- get  $V_{die}(t)$  by  $I(L\_dut)$ ,  $L\_dut$ ,  $R\_dut$  and  $V_{waveform}(t)$ .
- get  $I(C\_comp)$  by  $V_{die}(t)$  and  $C\_comp$
- get  $I_{die}(t)$  by  $I(C\_comp)$  and  $I(L\_dut)$ .


© 2016 Synopsys, Inc. 5

SYNOPSYS


## A Complete IBIS Model with R/L/C\_dut

```


Model_type      I/O
C_comp          0.92pF
[Voltage Range] 5.000V
[Pulldown]
...
[GND Clamp]
...
[Pullup]
...
[POWER Clamp]
...
[Rising Waveform]
V_fixture = 5
R_fixture = 50
L_fixture = 2n
C_fixture = 3p
R_dut=5
L_dut=2n
C_dut=3p
...
    
```




rising waveform (VCC)



falling waveform (VCC)



rising waveform (GND)




falling waveform (GND)

© 2016 Synopsys, Inc. 6


SYNOPSYS

# Accuracy Test of the Complete IBIS Model with R/L/C\_dut

The output result by original IBIS algorithm (ignore R/L/C\_dut) when the buffer is loaded with R/L/C/V\_fixtures:



The buffer is loaded with fixtures to GND (R=50, L=2n, C=3p, V=0)




The buffer is loaded with fixtures to VCC (R=50, L=2n, C=3p, V=5)


v(output\_ibis): IBIS output    v(output\_hspice): HSPICE transistor level buffer output

# Accuracy Test of the Complete IBIS Model with R/L/C\_dut (Cont.)

The output result by enhanced IBIS algorithm (consider R/L/C\_dut in V-T solving) when the buffer is loaded with R/L/C/V\_fixtures:



The buffer is loaded with fixtures to GND (R=50, L=2n, C=3p, V=0)




The buffer is loaded with fixtures to VCC (R=50, L=2n, C=3p, V=5)

v(output\_ibis): IBIS output    v(output\_hspice): HSPICE transistor level buffer output

## Accuracy Test of the Complete IBIS Model with R/L/C\_dut (Cont.)


Ku, Kd comparison between original IBIS algorithm and enhanced IBIS algorithm:



Due to R/L/C\_dut, the Ku, Kd results look more noisy.  
But it contributes for much better accuracy of output waveform!

## Accuracy Test of the Complete IBIS Model with R/L/C\_dut (Cont.)


The output result comparison between original and enhanced IBIS algorithms when the buffer is loaded with W element and IBIS terminators:





## Summary

- Enhanced IBIS algorithm is provided to support the R/L/C\_dut subparameters in V-T tables.
- The algorithm can get perfect match to transistor level buffer under the loading conditions of V-T extraction, and shows obvious accuracy improvement when the buffer is loaded with W element and IBIS terminator.
- The Ku & Kd results of V-T solving is very sensitive to R/L/C\_dut. So IBIS model extractors need be cautious to use such subparameters.
- In fact, based on the algorithm, R/L/C\_dut provides a solution to describe a little more complicated “C\_comp” circuit due to below common situations:
  - ✓ *located between V-T extraction point and die pad*
  - ✓ *involved in V-T solving to get Vdie(t) & Idie(t)*
  - ✓ *the values are constant for different V-T tables.*
  - ✓ *need to be added in circuit during buffer simulation*



## Case Study: Modeling IBIS for Open\_drain True Differential Pair Buffer

Lance Wang, IO Methodology Inc.  
Yan Liang, Maxim Integrated


Asian IBIS Summit – Shanghai, China November 11<sup>th</sup>, 2016



## Outline

- Open\_drain Differential Pair Buffer Structure
- Review IBIS Modeling Method
  - Differential Pair Modeling Method
  - Output Type Buffer
  - Open\_drain Type Buffer
- Practical Method for Open\_drain Differential Pair Buffer
- Conclusions

## Open\_drain Differential Pair Buffer Structure



© 2006-2016 IO Methodology Inc.

3

## Review IBIS Modeling Method


- Differential Pair Modeling Method
- Output Type Buffer
- Open\_drain Type Buffer

© 2006-2016 IO Methodology Inc.

4

## Differential Pair Modeling Method


- IBIS uses two single-end models to be a differential pair
- IBIS uses [Diff Pin] to define two pins to be a differential pair pins
- Uses two opposite inputs as required



© 2006-2016 IO Methodology Inc.

5

## Output Type Buffer (non-inverting)




Set Input LOW to extract Pullup curve  
Set Input HIGH to extract Pulldown curve

© 2006-2016 IO Methodology Inc.

6


## Open\_drain Type Buffer



- Set Input HIGH to extract Pulldown curve
- Set Input LOW to extract PowerClamp curve
- Set Input LOW to extract GroundClamp curve


## Practical Method for Open\_drain Differential Pair Buffer

- As the normal method, we will use two Open\_drain type IBIS models for Positive and Negative pins.



## Let's validate


### The Topology for Validation



© 2006-2016 IO Methodology Inc.

9

## Validation Results



© 2006-2016 IO Methodology Inc.

10


## Root cause for mismatch and solution

- We missed some currents in the IBIS models
  - There is some current between P and N pins
  - IBIS Open\_drain type model without Pullup curve. Assuming Pullup current is Zero
- Solution
  - We can use Output type model to capture all curve data
  - However, we need to use Open\_drain type setting to capture the data

© 2006-2016 IO Methodology Inc.

11

## New solution validation result



© 2006-2016 IO Methodology Inc.

12

## Conclusion



- Open\_drain differential pair is a special case for IBIS modeling
  - IBIS Open\_drain model is without the Pullup data
  - We need to use Output/IO type IBIS model to capture the Pullup data for this kind of differential pair buffer
    - However we need to IBIS Open\_drain modeling setting for extractions
- IBIS C\_comp needs to improve to be matched better

© 2006-2016 IO Methodology Inc.

13

## C\_comp

- Currently, IBIS Spec only allows 4 values at the most
- We might need to have more C\_comp values according DC levels and frequency changes
- Study is in process ...



© 2006-2016 IO Methodology Inc.

14





# Differential Modeling Flow with Series Model in Verilog-A

Asian IBIS Summit  
Shanghai, China  
November 11, 2016

Wei-hsing Huang, SPISim  
[Wei-hsing.Huang@spisim.com](mailto:Wei-hsing.Huang@spisim.com)  
Sanjeev Gupta, SigIntegrity-Solutions  
[sanjeev@sigintegrity-solutions.com](mailto:sanjeev@sigintegrity-solutions.com)

1



## Agenda:


- Background & Motivation
- Verilog-A based modeling
  - Differential current
  - External model
- Flow & Validation
- Summary
- Q & A

2



# Background: (1, IBIS Cookbook V4)

- Differential buffer: True/Half/Pseudo differential.



- [Diff Pin]: describe differential behavior between two pins.


[Diff Pin]	inv_pin	vdiff	tdelay_typ	tdelay_min	tdelay_max
1					
2	3	NA	NA	0ns	5ns
6	5	NA	NA	0ns	5ns

3



# Method 1 for Half/True differential:

- [Series pin mapping]/Series Model:(2)(3)



```
[Diff_Pin] inv_pin vdiff tdelay_typ tdelay_min tdelay_max
1          2         0.25  0         NA         NA
3          4         0      0         NA         NA
.....
[Series Pin Mapping] pin_2 model_name function_table_group
1          2         R_SERIES_100
3          4         R_SERIES_100
.....
Model R_SERIES_100
.....
[Model] R_SERIES_100
Model_type Series
```

4



# Method 2 for Half/True differential:

- [External Model]: Spice/VHDL-AMS/Verilog-AMS/IBIS-ISS(4)

```
[Model]          VHDLAMS-DRV
Model_type      Output
Polarity        Non-Inverting
C_comp          4.60pF          3.50pF          6.00pF
Vmeas = 1.15V
Cref = 1pF
Rref = 50ohms
Vref = 0V
|
[External Model]
Language VHDL-AMS
|
| Corner corner_name file_name circuit_name entity(architecture)
Corner Typ ideal_driver.vhd driver_ideal(linear)
Corner Min ideal_driver.vhd driver_ideal(linear)
Corner Max ideal_driver.vhd driver_ideal(linear)
|
| Ports List of port names (in same order as in VHDL-AMS)
Ports D_drive A_puref A_pdref A_signal
|
[End External Model]
```

Input_diff	These model types specify that the model defines a true differential model available directly through the [External Model] keyword documented in Section 6.3.
Output_diff	
I/O_diff	
3-state_diff	

Method 1 & 2 can be used together!

5



# Background:

- Data extraction:

- Common-mode current
- Differential current
- C\_comp & C\_diff





Figure 4.13 - I-V Table Extraction Fixture for a Differential Buffer






Figure 4.18 - V-T Table Extraction Fixture for a Differential Buffer


6



# Design 1:



I Comm. Mode as PU/PD, PC/GC




A simple "Series R" can describe this particular design

Shifted surface as differential series elem.


7



# Design 2:



Need to describe this surface data in design 2 for V-T extraction  
Affect DC steady states (e.g. mismatch)





Options:

- Surface fit in MSE sense:
  - Need to check residue
  - Translate to EFGH elements
- Series MOSFET
  - Or Series current
- **Behavioral model?**

8



# Design 2 C\_diff:



Need to describe this surface data for V-T extraction as well  
Affects final transient accuracy

Options:


- Summarize and add single Series C
- **Behavioral model?**

9



# Motivations:


- Limitation of “Generic” series model:



Series Elements:

1. Rigid syntax
2. Condition is fixed (e.g. no polarity)
3. Modeling flow interruption
  - a. Surface fit ?
  - b. Generate tentative series-elem?

- Accuracy of transient data for V-T extraction:



10





# Verilog-A based Diff. current model:

```

Disclaimer:
This Verilog-A model is to subtract differential current for
true/half differential IBIS modeling.

[Usage]
    O-----O OutP
    Inp-----> Diff Drv.
    O-----O OutN
    Inpn----->

1. Please refer to IBIS cook book. Differential model's VT extraction
2. Connect this VA model like the schematic above
3. Prepare corner specific differential_current table using IV data
4. Differential current will be subtracted during VS simulation
5. Resulting transient waveform can be used for VT data table

Hspice Verilog-A Syntax:
.HLS SPIDiffI_VA
.XDIFFI NODEP SPIDiffI

-----
module SPIDiffI_TYP(nodeP, nodeN);
    electrical nodeP, nodeN;
    inout nodeP, nodeN;
    parameter real cDiff = 1.000E-11;

    real cDiffI; // differential current due to c_diff
    real rDiffI; // differential current due to resistance
    real voltP; // P node voltage and slew rate
    real voltN; // N node voltage and slew rate

    analog begin
        voltP = V(nodeP);
        voltN = V(nodeN);

        // differential current due to DC steady state
        rDiffI = Stable_model(voltN, voltP, "driver_TYP.csv", "IL,IL");
        // differential current due to c_diff
        cDiffI = ddt(voltP - voltN) * cDiff;
        // current flow between P and N
        I(nodeP, nodeN) <= -(rDiffI + cDiffI);
    end
endmodule
    
```

A Verilog-A device can be used in differential V-T extraction.

- Behavioral device is very versatile
- Support operator like ddt, if .. else
- Supports 1/2D look-up table (5), (6)

```

Differential current in mA
#VoutN VoutP IDiff Typ
-1.50E+00 -1.50E+00 0.00E+00
-1.50E+00 -1.46E+00 -7.83E+00
-1.50E+00 -1.41E+00 -1.59E+01
-1.50E+00 -1.37E+00 -2.41E+01
-1.50E+00 -1.32E+00 -3.25E+01
-1.50E+00 -1.28E+00 -4.13E+01
-1.50E+00 -1.23E+00 -5.03E+01
-1.50E+00 -1.19E+00 -5.95E+01
-1.50E+00 -1.14E+00 -6.91E+01
-1.50E+00 -1.10E+00 -7.89E+01
-1.50E+00 -1.05E+00 -8.90E+01
-1.50E+00 -1.01E+00 -9.94E+01
-1.50E+00 -9.60E-01 -1.10E+02
    
```

11



# Verilog-A for V-T extraction:

```

//----- TYP -----
module SPIDiffI_TYP(nodeP, nodeN);
    electrical nodeP, nodeN;
    inout nodeP, nodeN;
    parameter real freq = 1.0E9;

    real cDiffI; // differential current due to c_diff
    real rDiffI; // differential current due to resistance
    real voltP; // P node voltage and slew rate
    real voltN; // N node voltage and slew rate
    real cDiff; // differential capacitance

    analog begin
        voltP = V(nodeP);
        voltN = V(nodeN);

        // differential current due to DC steady state
        rDiffI = Stable_model(voltN, voltP, "driver_TYP.csv", "IL,IL");
        // differential current due to c_diff
        cDiffI = Stable_model(voltN, freq, "driver_CDIF.csv", "IL,IL");
        cDiffI = ddt(voltP - voltN) * cDiff;
        // current flow between P and N
        I(nodeP, nodeN) <= -(rDiffI + cDiffI);
    end
endmodule
    
```

Voltage & freq. Dependent C\_Diff  
(or use cross() to find freq. dynamically)

Simulator only supports 1D table?  
2D bi-linear look-up can still be done

```

//----- TYP -----
module SPIDiffI_TYP(nodeP, nodeN);
    electrical nodeP, nodeN;
    inout nodeP, nodeN;
    parameter real freq = 1.0E9; // current working frequency
    parameter real freq1 = 5.0E8; // cdiff at frequency 1
    parameter real freq2 = 2.0E9; // cdiff at frequency 2

    real cDiffI; // differential current due to c_diff
    real rDiffI; // differential current due to resistance
    real voltP; // P node voltage and slew rate
    real voltN; // N node voltage and slew rate
    real cDiff1, cDiff2, cDiff; // differential capacitance

    analog begin
        voltP = V(nodeP);
        voltN = V(nodeN);

        // differential current due to DC steady state
        rDiffI = Stable_model(voltN, voltP, "driver_TYP.csv", "IL,IL");
        // differential current due to c_diff
        cDiff1 = Stable_model(voltN, "driver_CDIF1.csv", "IL,IL"); // at freq1 = 500M
        cDiff2 = Stable_model(voltN, "driver_CDIF2.csv", "IL,IL"); // at freq2 = 2G
        cDiffI = (cDiff1 - cDiff2) / (freq2 - freq1) * (freq - freq1) + cDiff1;
        cDiffI = ddt(voltP - voltN) * cDiffI;
    end
endmodule
    
```

12



# Completed Series model:

```
[Pin] signal_name model_name R_pin L_pin C_pin
1 out_p driver 65.00m 4.50nH 0.85pF
2 out_n driver 65.00m 4.50nH 0.85pF
[Series Pin Mapping] pin_2 model_name function_table_group
1 2 seriesmdl
```

- Verilog-A as external model for model type "Series"

```
[Model] seriesmdl
Model_type Series
C_comp 4.60pF typ 3.50pF min 6.00pF max
[External Model]
Language Verilog-AMS
Corner corner_name file_name circuit_name entity(architecture)
Corner Typ series_typ.va series_va
Corner Min series_min.va series_va
Corner Max series_max.va series_va
Ports List of port names
Ports A_pos A_neg
[End External Model]
[Temperature Range] 27.00 70.00 0.000
[Voltage Range] 3.30V 3.13V 3.46V
```


```
[Model] seriesmdl
Model_type Series
C_comp 4.60pF typ 3.50pF min 6.00pF max
[External Model]
Language Verilog-AMS
Corner corner_name file_name circuit_name entity(architecture)
Corner Typ series_typ.va series_va
Corner Min series_min.va series_va
Corner Max series_max.va series_va
Ports List of port names
Ports A_pos A_neg
[End External Model]
[Temperature Range] 27.00 70.00 0.000
[Voltage Range] 3.30V 3.13V 3.46V
*****
[R Series] 100ohm 90ohm 110ohm
[C Series] 5pF 4pF 6pF
```

- Verilog-A can work with existing (generic) series model to provide extra accuracy if needed.

13



# Differential modeling flow:



- DC sweep for I-V PU/PD/PC/GC
- AC sweep for C\_Comp/C\_Diff
- Post-processing to calc DC I\_Diff
- Post-processing to calc C\_Diff
- Generate table .csv and .va file
- Simulate remaining V-T with diff. I subtracted


14





## Modeling flow validation:

- Use an existing single-ended driver for P and N
- Insert approximate non-linear behavioral R/L/C elements between P and N outputs
- Flow should recreate same PU/PD/PC/GC as driver
- I-V surface plot should reveal inserted resistance
- C\_Diff/C\_Comp surface should reveal inserted cap
- Correlations of V-T table depends on I\_Diff accuracies.



15



## Summary:

- Verilog-A for differential V-T extraction
  - Versatile, supports many operators
    - E.g. ddt(Vx), \$table\_model for 1D/2D lookup
    - Streamlines modeling flow
  - Extract transient differential current
    - Improve V-T extraction accuracies
    - Use Verilog-A to remove rigid series syntax
- External model for “Series”:
  - [External model] supports “Series” type model
  - Can work with generic series model

16



## References:

1. IBIS Cookbook V4  
<https://ibis.org/cookbook/cookbook-v4.pdf>
2. IBIS summit Jan/Mar 2001 by Hazem Hegazy (Mentor)  
<https://ibis.org/summits/jan01/hegazy.zip>  
<https://ibis.org/summits/mar01/hegazy.zip>
3. IBIS summit 2002 ~ 2004 by Arpad Muranyi (Intel)  
<https://ibis.org/summits/oct02/muranyi.pdf>  
<https://ibis.org/summits/oct03/muranyi.pdf>  
<https://ibis.org/summits/feb04a/muranyi2.pdf>
4. IBIS summit 2014 ~ 2015 by Shivani Shama et. al. (Cadence)  
<https://ibis.org/summits/nov14b/sharma.pdf>  
<https://ibis.org/summits/nov15b/liang.pdf>
5. Verilog A Language Reference Manual (LRM, Vendor Specific)  
<http://accellera.org/images/downloads/standards/v-ams/VAMS-LRM-2-3-1.pdf>
6. HSpice User's Manual

17



## Q & A

18





EDA Expertise in Signal, Power Integrity & Simulation

SPISim is an InSync member.





# IBIS-AMI Model Generation -With Quality


Skipper Liang  
Asian IBIS Summit, Shanghai, China  
November 11, 2016



## Agenda

- Circuit Simulation
- Channel simulation
  - LTI system
  - Channel simulation
- IBIS+AMI model
  - What is IBIS+AMI model
  - And your concerns?
- IBIS+AMI model generation flow – Validation is the KEY!!
- Successful Stories:
  1. TX – An Output Buffer + FFE
  2. RX – An Input Buffer + AGC + CTE
  3. A System – TX + Channel + RX
- Conclusion

2 © 2016 Cadence Design Systems, Inc. All rights reserved.



# Agenda

Circuit Simulation

Channel simulation  
LTI system  
Channel simulation


IBIS+AMI model  
What is IBIS+AMI model  
And your concerns?

IBIS+AMI model generation flow – Validation is the KEY!!


Successful Stories:  
1. TX – An Output Buffer + FFE  
2. RX – An Input Buffer + AGC + CTE

Conclusion

## Circuit Simulation– Using transistor SPICE netlist model




- Circuit simulation:
  1. **Kirchhoff's current law (KCL)**  
At any node (junction) in an electrical circuit, the sum of current flowing into that node is equal to the sum of currents flowing out of that node
  2. **Kirchhoff's voltage law (KVL)**  
The directed sum of the electrical potential differences (voltage) around any closed network is zero



## Traditional signoff flow – Using transistor **SPICE netlist** model (con't)


### Advantages:

- Accurate PI prediction under **limited** bits transmission
- Accurate jitter prediction under **limited** bits transmission



### Disadvantages:

- Very slow for SPICE netlist model - Takes weeks/months to get bit error-rate (BER) prediction
- **Can't** model the adaptive mechanism in RX



5 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Agenda

Circuit Simulation

Channel simulation  
LTI system  
Channel simulation

IBIS+AMI model  
What is IBIS+AMI model  
And what concerns?

IBIS+AMI model generation flow – Validation is the KEY!!

Successful Stories:  
1. TX – An Output Buffer + FFE  
2. RX – An Input Buffer + AGC + CTE

Conclusion

6 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

## LTI – Linear time invariant (con't.)

- Signal expressed in an impulse-train format:


- Impulse:



$$\delta(t) = \begin{cases} 0, & \text{other than } t = 0 \\ \infty, & t = 0 \end{cases}$$

so,  $\int_{-\infty}^{\infty} \delta(t) dt = 1$


- Quasi-Impulse:



$$\delta'(t) = \begin{cases} 0, & |t| > \frac{\Delta t}{2} \\ \frac{1}{\Delta t}, & |t| \leq \frac{\Delta t}{2} \end{cases}$$


so,  $\int_{-\infty}^{\infty} \delta'(t) dt = 1$

- Any Signal:



so,  $f(t) = \sum_{n=-\infty}^{\infty} f(n\Delta t) \delta'(t - n\Delta t) \Delta t$

$\Delta t \rightarrow 0$




$f(t) = \int_{-\infty}^{\infty} f(\tau) \delta(t - \tau) d\tau$

7 © 2016 Cadence Design Systems, Inc. All rights reserved.



cadence®

## LTI – Linear time invariant (Con't.)

- Linear



- Time Invariant




8 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Channel-Simulation

- Channel simulation :



$$\begin{array}{ccccc}
 x(t) & * & h(t) & = & y(t) \\
 \text{(convolute)} & & & & \\
 \downarrow & & \downarrow & & \uparrow \\
 X(f) & \times & H(f) & = & Y(f)
 \end{array}$$

$$y(t) = \int_{-\infty}^{\infty} x(\tau)h(t - \tau)d\tau$$

***Multi-times faster than circuit simulation!!***

## Agenda

Circuit Simulation

Channel simulation

LTI system

IBIS+AMI model

What is IBIS+AMI model  
And your concerns?

IBIS+AMI model generation flow – Validation is the KEY!!


Successful Stories:

1. TX – An Output Buffer + FFE
2. RX – An Input Buffer + AGC + CTE

Conclusion



## What is IBIS+AMI model (Example: TX)




Accompanied with channel simulator:

- PI prediction with good accuracy without limits on transmission bits
- Jitter prediction with good accuracy without limits on transmission bits
- Very fast for IBIS+AMI netlist model - Takes minutes to get BER prediction
- Can model the adaptive mechanism in RX

11 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

## What is IBIS+AMI model (Example: TX)



Accompanied with channel simulator:

But you might be concerned:

- PI prediction with good accuracy without limits on transmission bits
- Jitter prediction with good accuracy without limits on transmission bits
- Very fast for IBIS+AMI netlist model - Takes minutes to get BER prediction
- Can model the adaptive mechanism in RX

12 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®




# Agenda

- Circuit Simulation
- Channel simulation  
LTI system  
Channel cross sections
- IBIS+AMI model  
What is IBIS+AMI model  
And your concerns?
- IBIS+AMI model generation flow – **Validation** is the **KEY!!**
- Successful Stories:  
1. TX – An Output Buffer + FFE  
2. RX – An Input Buffer + AGC + CTE
- Conclusion

13 © 2016 Cadence Design Systems, Inc. All rights reserved.



## IBIS+AMI model generation flow




- Your concern:
- Is my system an LTI channel? ✓
  - Is my IBIS model accurate enough? Especially being used to describe a truly differential buffer? To contain the deterministic jitter existed in my SPICE model? ✓
  - Is my AMI model accurate enough to describe my EQ? ✓
  - Is my channel simulator accurate enough to get close to circuit simulator? ✓

14 © 2016 Cadence Design Systems, Inc. All rights reserved.



## Validation 1: **Channel Simulation** for

1. Transistor model with EQ on
2. Transistor model with EQ off + AMI model



15 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

## Validation 1: **Channel Simulation** for

1. Transistor model with EQ on

**To qualify the AMI model so generated.**

```

XTX_hspice_model in driver <3> idriver <2> idriver <1> idriver <0>
+ preemphasis_post<3> preemphasis_post<2> preemphasis_post<1> preemphasis_post<0>
+ preemphasis_pre<2> preemphasis_pre<1> preemphasis_pre<0> sel_halfrate
+ pos neg pwr ngnd hysteresis in_hysteresis_model

vdriver <3> idriver <3> 0 1.2
vdriver <2> idriver <2> 0 1.2
vdriver <1> idriver <1> 0 0
vdriver <0> idriver <0> 0 0

vpre_post<3> preemphasis_post<3> 0 1.2
vpre_post<2> preemphasis_post<2> 0 0
vpre_post<1> preemphasis_post<1> 0 0
vpre_post<0> preemphasis_post<0> 0 0

vpre_pre<2> preemphasis_pre<2> 0 1.2
vpre_pre<1> preemphasis_pre<1> 0 0
vpre_pre<0> preemphasis_pre<0> 0 0
vsel sel_halfrate 0 0
    
```

Test Fixture

2. Transistor model with EQ off + AMI model

**AMI Model**

```

Pre Main Post
=0.06348943, 0.541411754, -0.111743042
    
```

```

XTX_hspice_model in driver <3> idriver <2> idriver <1> idriver <0>
+ preemphasis_post<3> preemphasis_post<2> preemphasis_post<1> preemphasis_post<0>
+ preemphasis_pre<2> preemphasis_pre<1> preemphasis_pre<0> sel_halfrate
+ pos neg pwr ngnd hysteresis in_hysteresis_model

vdriver <3> idriver <3> 0 1.2
vdriver <2> idriver <2> 0 1.2
vdriver <1> idriver <1> 0 1.2
vdriver <0> idriver <0> 0 1.2

vpre_post<3> preemphasis_post<3> 0 0
vpre_post<2> preemphasis_post<2> 0 0
vpre_post<1> preemphasis_post<1> 0 0
vpre_post<0> preemphasis_post<0> 0 0

vpre_pre<2> preemphasis_pre<2> 0 0
vpre_pre<1> preemphasis_pre<1> 0 0
vpre_pre<0> preemphasis_pre<0> 0 0
vsel sel_halfrate 0 0
    
```

Test Fixture


16 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence

## Validation 1: **Channel Simulation** for

1. Transistor model with EQ on
2. Transistor model with EQ off + AMI model


To **qualify the AMI model** so generated.



- Why **Channel Simulation**?:
1. AMI model can only be used in **Channel Simulation**
  2. Put transistor models under **Channel Simulation** will narrow down the possible cause for any difference happened here to the AMI model so generated.

## Validation 2: **Circuit Simulation** for


1. Transistor model with EQ off
2. IBIS model so generated



## Validation 2: Circuit Simulation for

1. Transistor model with EQ off
2. IBIS model so generated

To qualify the IBIS model so generated.




19 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Validation 2: Circuit Simulation for

1. Transistor model with EQ off
2. IBIS model so generated

To qualify the IBIS model so generated.



Define a “mark” and a “target” to tell the quality of the IBIS model so generated

$$FOM = 100 \cdot \left[ 1 - \frac{\sum_{i=1}^N |Y_i(LAB) - Y_i(IBIS)|}{\Delta Y \cdot N} \right]$$

$\Delta Y$ : (Max-Min) of Circuit Simulation Waveform

cadence®

T2B Validation Report

Date: 2016 October 15, 2016

**1 General Information**  
 T2B version: 16.1.0.0000.000  
 File location: J:\workspace

**2 IBIS Correlation Result Summary**

Model Name	Model Type	Unit	Expected Delay (ps)	Value
IBIS_MODEL	Driver	DIFFERENTIAL	80.0	78.0
IBIS_MODEL	Driver	SINGLEENDED	80.0	78.0
IBIS_MODEL	Driver	DIFFERENTIAL	80.0	78.0
IBIS_MODEL	Driver	SINGLEENDED	80.0	78.0

**3 Simulation Results**  
 3.1 Model Validation Task 1

20 © 2016 Cadence Design Systems, Inc. All rights reserved.


cadence®




### Validation 3: **Test Circuit** follows

1. Transistor model with EQ on – **Channel Simulation**

To **qualify the IBIS-AMI model** so generated.




2. IBIS-AMI model – **Channel Simulation**



### Validation 3: **Test Circuit** follows

1. Transistor model with EQ on – **Channel Simulation**
2. IBIS-AMI model – **Channel Simulation**


To **qualify the IBIS-AMI model** so generated.



**Also, to qualify the Channel Simulator** – if the Channel Simulator behavior close enough to the Circuit Simulator.

## Validation 4: Real Channel follows

1. Transistor model with EQ on – **Circuit Simulation**
2. IBIS-AMI model – **Channel Simulation**




25 © 2016 Cadence Design Systems, Inc. All rights reserved.



## Validation 4: Real Channel follows

1. Transistor model with EQ on – **Circuit Simulation**
2. IBIS-AMI model – **Channel Simulation**

- First of all, check if your system/channel to be analyzed can be treated as LTI or not:




26 © 2016 Cadence Design Systems, Inc. All rights reserved.






## Validation 4: Real Channel follows



1. Transistor model with EQ on – **Circuit Simulation**
2. IBIS-AMI model – **Channel Simulation**



Now, you can sign off your PKG/PCB design with the IBIS+AMI model so generated

27 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

## Agenda

Circuit Simulation

Channel simulation

LTI system

Physical layer definition

IBIS+AMI model

What is IBIS+AMI model

And what concerns?

IBIS+AMI model generation flow – Validation is the KEY!!



Successful Stories:

1. USB 3.0 TX – An Output Buffer + FFE
2. USB 3.0 RX – An Input Buffer + AGC + CTE
3. A System – USB 3.0 TX + Channel (PCB+Conn+3m Cable) + USB 3.0 RX


Conclusion

28 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®




## USB 3.0 RX



31 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®


## USB 3.0 RX




32 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

## A System – USB 3.0 TX + Channel + USB 3.0 RX




- Channel Insertion Loss




33 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

## A System – USB 3.0 TX + Channel + USB 3.0 RX



- Impulse Response Improvement – By FFE + AGC + CTLE Circuit



34 © 2016 Cadence Design Systems, Inc. All rights reserved.

cadence®

## A System – USB 3.0 TX + Channel + USB 3.0 RX

	Eye Contour	Distribution Eye – Circuit Netlist	Distribution Eye – IBIS+AMI model
TX=3dB RX=00110			

35 © 2016 Cadence Design Systems, Inc. All rights reserved. cadence®

## Agenda

- Circuit Simulation
- Channel simulation  
LTI system  
*Discrete-time simulation*
- IBIS+AMI model  
What is IBIS+AMI model  
*And what concerns?*
- IBIS+AMI model generation flow – Validation is the KEY!!
- Successful Stories:
  1. TX – An Output Buffer + FFE
  2. RX – An Input Buffer + AGC + CTE
- Conclusion

36 © 2016 Cadence Design Systems, Inc. All rights reserved. cadence®

## Conclusion

- An accurate IBIS+AMI model could be an alternative approach to validate your “system” design versus a transistor netlist model
- An accurate IBIS-AMI model consists of two parts – an **accurate IBIS model** and **an accurate AMI model** – **validation** is the key
- An accurate IBIS should be generated by a tool which can well describe a **truly differential pair** in all V/I, V/T and I/T curves.
- An accurate AMI model should be generated by a tool with a rich library such that the generation tool can use all available means in the library to describe all your possible designs.
- A simulation environment which supports transistor netlist models is fundamental for IBIS+AMI model generation/validation.

37 © 2016 Cadence Design Systems, Inc. All rights reserved.

**cadence**<sup>®</sup>

**cadence**<sup>®</sup>

© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and Spectre are registered trademarks and Sigrity, SystemSI, and T2B are trademarks of Cadence Design Systems, Inc. in the United States and other countries.. All rights reserved. All other trademarks are the property of their respective owners.

# Suggestion on Issuing VSR/CAUI-4 Based IBIS-AMI Model

Asian IBIS Summit (Shanghai), November 11, 2016  
Zhengrong Xu, Huawei Technologies


www.huawei.com

HUAWEI TECHNOLOGIES CO., LTD.




## Industry Trend: Optical Module with CDR Inside Becomes a Standard Beyond 25Gbps/lane

100G will account for over half of all bandwidth deployed in carrier networks in 2014, growing rapidly through 2018



© Infonatics Research, 100G/40G/100G Optical Transceivers: Biannual Market Size, and Forecasts: November 2014



MODULE	CXP	QSFP28	CFP	CFP2	CFP4	CPAK
Line Rates	12x12G or 10x12G	4x 25-28G	40/100G (4*25G)	40/100G (4*25G)	40/100G (4*25G)	40/100G (4*25G)

Electrical interface between chip and module becomes a SerDes to SerDes connection.




Figure 1 – Reclocker location for all 32GFC PMDs





Figure 13-21: CE-25G-VSR Full Channel Reference Model





HUAWEI TECHNOLOGIES CO., LTD.



## Electrical Interface Compliance Test Defined in OIF CEI-28G-VSR / IEEE 802.3bm CAUI-4

- TP1a is the test point after CTLE inside CDR device. The real eye diagram at TP1a can't be measured
- A standard "Reference CTLE" and "Golden PLL" model is defined for compliance test instead



**Table 13-8. Reference equalizer coefficients for rate of 28 GBd.**

Peaking (dB)	Q	P1/2x (GHz)	P2/2x (GHz)	Z1/2x (GHz)
1	0.891	15.6	14.1	8.31
2	0.794	15.6	14.1	7.10
3	0.708	15.6	14.1	5.68
4	0.631	15.6	14.1	4.68
5	0.562	15.6	14.1	4.35
6	0.501	15.6	14.1	3.92
7	0.447	15.6	14.1	3.43
8	0.398	15.6	14.1	3.00
9	0.355	15.6	14.1	2.67

$$H(s) = \frac{(G(P1)(P2))}{Z1} \frac{(S+Z1)}{(S+P1)(S+P2)}$$



Table 13-1. Host-to-Module Electrical Specifications at TP1a (host output)

Parameter	Min.	Max.	Units	Conditions
Differential Voltage pk-pk	-	500	mV	
Common Mode Noise RMS	-	17.5	mV	See Section 13.3.5
Differential Termination Resistance Mismatch	-	10	%	At 1 MHz See Section 13.3.6
Differential Return Loss (SODZ)	-	See Equation 13-19	dB	
Common Mode to Differential Conversion and Differential to Common Mode Conversion (SDC22, SDC21)	-	See Equation 13-21	dB	
Common Mode Return Loss (SCCZ)	-	-2	dB	From 250 MHz to 30 GHz
Transition Time, 20 to 80%	10	-	ps	See Section 13.3.10
Common Mode Voltage	-0.3	2.8	V	Referred to host ground
Eye Width at 10 <sup>-15</sup> probability (EW15)	0.46	-	UI	See Section 13.3.11
Eye Height at 10 <sup>-15</sup> probability (EH15)	95	-	mV	See Section 13.3.11

1. Open eye is generated through the use of a reference Continuous Time Linear Equalizer (CTLE). Note: a reference clock recovery unit (CRU) with a first order transfer function with a 3 dB tracking bandwidth of fb/2578.

## Oscilloscope Measurement Solution for TP1a


- Post-process the measurement waveform with software reference CTLE and golden PLL based on formula
- Use the noise and jitter extrapolation to get the EH / EW @ BER=1e-15





## Simulation Solution for TP1a (1): Acquire Certain Module's CDR IBIS-AMI Model

- Advantage:
  - Display real performance of certain optical module's CDR
  - Supported by commercial EDA tools
- Disadvantage:
  - Not all vendors can provide their CDR's IBIS-AMI model
  - Not the VSR/CAUI-4 defined compliance analysis method




HUAWEI TECHNOLOGIES CO., LTD.

5



## Simulation Solution for TP1a (2): Waveform Post-processing Based on VSR/CAUI-4 Spec

- Similar to measurement, current simulation has to be done with self-programmed data post-processing script
- Without reference CTLE IBIS-AMI model, VSR/CAUI-4 electrical interface simulation can't be achieved in EDA tools




HUAWEI TECHNOLOGIES CO., LTD.

6



## Suggest IBIS Organization Issue the IBIS-AMI Model of Standard Reference CTLE for Customers

- Suggest IBIS Organization issue the standard VSR/CAUI-4 compliant IBIS-AMI model including reference CTLE and golden PLL
- As reference CTLE is a definite formula and fully meets LTI system, it's not difficult to generate such a standard model



## Further Discussion

- The issue of the VSR/CAUI-4 based IBIS-AMI model may provide a way for optical CDR vendor to do the correlation between their setting and MSA EQ setting
- Although MSA defined the unified I2C EQ setting, different optical module vendor uses different CDR and different CTLE, which may have different mapping relationship between MSA EQ and CDR's CTLE.
- Without a unified correlation method, how to keep the reliability that passing the reference CTLE test of TP1a can pass the error test

SFF Committee  
SFF-8636  
Specification for  
Management Interface for Cabled Environments

TABLE 6-34 INPUT EQUALIZATION (PAGE 03H BYTES 234-235)

Value	Transmitter Input Equalization	
	Nominal	Units
11xxb	Reserved	
1011b	Reserved	
1010b	10	dB
1001b	9	dB
1000b	8	dB
0111b	7	dB
0110b	6	dB
0101b	5	dB
0100b	4	dB
0011b	3	dB
0010b	2	dB
0001b	1	dB
0000b	0	No EQ

- CTLE non-linearity feature should be considered in future
- Currently formula-based model without considering the non-linearity

**Thank you**  
[www.huawei.com](http://www.huawei.com)

Asian IBIS Summit  
Shanghai, China  
November 11, 2016

# Necessity for integrating FEC functionality for PAM4 in AMI simulations

Xiaoqing Dong (dongxiaoqing82@huawei.com), Huawei Technologies  
Chunxing Huang (nickhuang168@163.com), Shenzhen Zhongzeling Electronics

HUAWEI TECHNOLOGIES CO., LTD.



## Agenda

- Review of AMI simulation methodology
- FEC simulation introduction for PAM4 link
- Summary and suggestion

HUAWEI TECHNOLOGIES CO., LTD.

2



## General AMI simulation methodology





Figure cited from IBIS summit proposal archive

- TX FFE, RX linear equalization is processed in *AMI\_Init* function;
- RX CDR, DFE are mostly modeled in *AMI\_GetWave* function;
- Converged equalization parameters can be output using *AMI\_parameters\_out*;
- BER targets are set by users to monitor link qualities.


## PAM4 simulations in AMI

- AMI defines SerDes behavioral modeling interface and an efficient channel simulation methodology. A graphical representation is given in Figure below.




Reference: Hongtao Zhang, Fangyi Rao, Xiaoping Dong, Geoff Zhang, IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems, Designcon 2015

- Minimum modifications are proposed in order for the current AMI model to handle PAM4 signal simulations:
  - It is proposed that {0.5V, 0.5/3V, -0.5/3V, -0.5V} are used to represent the 4 levels in PAM4, {3, 1, -1 and -3}.
  - It is proposed to add RX slicer levels to the reserved parameter list in *AMI\_GetWave* with Usage Out.
  - It is proposed that a merged NRZ-equivalent eye can be formulated through post processing in a simulator



## The industry existing/emerging PAM4 standards

➤ 28G generation: IEEE-802.3bj-KR4



1.4.53b 100GBASE-KR4: IEEE 802.3 Physical Layer specification for 100 Gb/s using 100GBASE-R encoding, Clause 91 RS-FEC, and 2-level pulse amplitude modulation over four lanes of an electrical backplane, with a total insertion loss up to 35 dB at 12.9 GHz. (See IEEE Std 802.3, Clause 93.)

The receive path of the RS-FEC sublayer may have the option to perform error detection without correction to reduce the data delay (see 91.5.3.3). When the receive path of the RS-FEC sublayer performs error correction, the link is required to operate with a BER of  $10^{-5}$  or better. When the RS-FEC sublayer is configured to bypass error correction, the link is required to operate with a BER of  $10^{-12}$  or better.

**FEC is mandatory in major PAM4 standards to assure basic link BER target!**

➤ 56G generation: OIF-CEI-56G

A raw BER better than or equal to  $1E-4$  is required per lane. A compliant receiver, when receiving from a compliant transmitter over a compliant channel, shall deliver the specified raw BER to the subsequent FEC decoder, including burst errors. The burst error length delivered to the PAM4 decoder having more than 65 PAM4 symbol errors shall have a probability of less than  $1E-20$ . (see, 18.A Appendix -, 18.B Appendix -)


➤ Emerging commercial simulators support BER simulations up to no better than  $1e-5$  or  $1e-4$  for PAM4, according to industry standards. This works for NRZ, but considering FEC has become crucial to enable basic link performance for PAM4, and error propagation of different SerDes makes different error distribution features in an actual link, it is suggested that FEC functionalities be integrated in AMI for PAM4.

## PAM4 vs. NRZ: error propagation mechanism

- Given span-symbol error has very low occurrence probability, symbol error is assumed to occur across adjacent levels in PAM4. This approach simplifies the calculation of erroneous voltages, and makes an uniform calculation procedure of PAM4 and NRZ.
- For PAM4, errors only occur between (1,1/3), (1/3,-1/3) and (-1/3,-1). The scaling factor for erroneous voltage offset is  $2/3 \times$  DFE coefficients.
- $1+Z^{-1}$  coding scheme can't solve the error propagation issue introduced from DFE.


$\frac{11}{01}$	Linear	$\frac{10}{01}$	Gray
$\frac{10}{00}$		$\frac{11}{00}$	

Binary bits to PAM4 mapping




## FEC simulation methodologies

- There are multiple approaches to enable FEC simulation in industry. The one we implemented, is based on burst error probability calculation, where burst error length is set to be long enough to assure calculation accuracy, given converged DFE coefficients and error propagation probabilities.



## FEC simulation methodologies – cont'd


- The proposed methodology supports one-tap DFE error propagation simulation that is routinely used in standards, it also supports multi-tap DFE, multi-type RS codes simulation scenarios, which are more practical for engineering applications.



## System simulation case study: PAM4 vs. NRZ

Simulation condition:

- One-tap DFE model adopted;
- One symbol error causes error propagation spanning two-bit length. RS(544,514) defined in KP4 standard does not gain much compared to RS(528,514) in KR4 standard.



HUAWEI TECHNOLOGIES CO., LTD.

9



## System simulation case study: RS solutions

PAM4 link information:

- 29.877dB, ICN=2mV,
- DFE=[0.5;0.0105591419033788;-0.0838646291817282;-0.0411341054292222;-0.0330967146894018;-0.0126712251463267;-0.00584431523805114;-0.00244702521890698;0.00384402448806175;-0.0240163300157797;-0.00748279553106418;0.0522180947613083];

Performance comparison for different PAM4 RS solutions:

RS Type	RS(544, 514)	RS(528, 514)	RS(544, 504)
BER	6.0e-6	6.0e-6	1.3350e-39
SER after FEC	1.7073e-29	3.7614e-14	1.3350e-39
BER after FEC	5.0247e-31	5.7090e-16	5.1558e-41

HUAWEI TECHNOLOGIES CO., LTD.

10





## Summary

- Conventional AMI simulation does not take into account FEC functionalities.
- Industry standards on PAM4 requires FEC to achieve basic BER targets (1e-12/15 for example), given same/similar channel insertion loss as NRZ systems.
- FEC gain can be modeled using error propagation theories.
  - Burst error length should be long enough to assure calculation accuracy(  $\geq 200$  bits for RS(544,514) solution )
  - FEC simulation algorithm should support multi-tap DFE, multi-type RS codes simulation scenarios.
- Concept has been proved for feasibility of PAM4 simulation to integrate FEC functionalities through two case studies.
- From system application's perspective, it is recommended that IBIS-AMI to consider integrating FEC simulation functionality for PAM4.


Thank you



## The Impact of Channel Performance to 56G PAM4 Systems


Yin Changgang, Zhu Shunlin  
[yin.changgang@zte.com.cn](mailto:yin.changgang@zte.com.cn), [zhu.shunlin@zte.com.cn](mailto:zhu.shunlin@zte.com.cn)

Asian IBIS Summit, Shanghai, China, November 11, 2016




### Agenda


- Introduction to PAM4 Modulation
- OIF CEI-56G-LR-PAM4 Specifics
- IBIS-AMI Model Simulation for 56G PAM4 Signals
- The Impact of Channel Characteristics to 56G PAM4 Systems
- Summary



## Introduction to PAM4 Modulation



- NRZ(PAM2):
- ✓ 2 amplitude levels
- ✓ 1 bit = 1 symbol, one eye in each UI
- ✓ 56Gbaud for 56 Gbps
  - Nyquist frequency = 28GHz
- ✓ BER=1E-15



- PAM4:
- ✓ 4 amplitude levels
- ✓ 2 bit = 1 symbol, 3 eye in each UI
- ✓ 28Gbaud for 56 Gbps
  - Nyquist frequency = 14GHz
- ✓ BER=1E-15



3

© ZTE Corporation. All rights reserved

ZTE

## Introduction to PAM4 Modulation

- Transition Density(TD)
  - 16 traces between 2 symbols
  - Average TD=75%
  - For PAM2,TD is 50%
- Three common amplitude level naming patterns



4

© ZTE Corporation. All rights reserved




ZTE

## Agenda

- Introduction to PAM4 Modulation
- **OIF CEI-56G-LR-PAM4 Specifics**
- IBIS-AMI Model Simulation for 56G PAM4 Signals
- The Impact of Channel Characteristics to 56G PAM4 Systems
- Summary


## OIF CEI-56G-LR-PAM4 Specifics

- OIF-CEI-4.0 (drafting)
- This paper based on OIF CEI-56G-LR-PAM4 (contribute number: OIF2014.380.03)




## Agenda

- Introduction to PAM4 Modulation
- OIF CEI-56G-LR-PAM4 Specifics
- **IBIS-AMI Model Simulation for 56G PAM4 Signals**
- The Impact of Channel Characteristics to 56G PAM4 Systems
- Summary



## IBIS-AMI Model Simulation for 56G PAM4 Signals

- IBIS-AMI model used for NRZ simulation is widely applied today
- IBIS-AMI model used for PAM4 simulation is still new
- SI engineers are facing new challenges



4-level stimulus    FFE    Tx DLL/so    Tx analog    channel    Rx analog    Rx DLL/so    clock times

Backplane  
Board  
Cable  
Connector  
Via  
Package  
...

AGC  
CTLE/FFE  
DFE  
CDR


$V_U, V_C, V_L$      $\delta t_U, \delta t_C, \delta t_L$

Legend:  
 simulated by vendor supplied AMI model DLL  
 simulated by EDA tool

$V_U, V_C, V_L$ : upper, center and lower eye thresholds  
 $\delta t_U, \delta t_C, \delta t_L$ : upper, center and lower eye sample time offsets

**ZTE**

## IBIS-AMI Model Simulation for 56G PAM4 Signals



9

© ZTE Corporation. All rights reserved


ZTE

## Agenda

- Introduction to PAM4 Modulation
- OIF CEI-56G-LR-PAM4 Specifics
- IBIS-AMI Model Simulation for 56G PAM4 Signals
- **The Impact of Channel Characteristics to 56G PAM4 Systems**
- Summary

## The Impact of Channel Characteristics

- 56G-PAM4 systems performance depends on the channel characteristics including IL/RL, crosstalk, impedance, etc.




11

© ZTE Corporation. All rights reserved

ZTE

## The Impact of Resonance Frequency of Insertion Loss



	case1	case2	case3	case4	case5
Resonance f/GHz	98	49	32	29	24


12

© ZTE Corporation. All rights reserved

ZTE


## Case Simulations for Different Resonance Frequencies

### ● Case1



HR	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList
100E-12	0.04	0.04	0.04	0.04	4.00E-12	3.00E-12	4.00E-12
100E-11	0.00	0.00	0.00	0.00	4.00E-12	4.00E-12	4.00E-12
100E-10	0.00	0.00	0.00	0.00	4.00E-12	4.00E-12	4.00E-12
100E-9	0.07	0.07	0.07	0.07	4.00E-12	4.00E-12	4.00E-12
100E-8	0.07	0.07	0.07	0.07	4.00E-12	4.00E-12	4.00E-12

### ● Case2



HR	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList
100E-12	0.04	0.04	0.04	0.04	4.00E-12	3.00E-12	4.00E-12
100E-11	0.00	0.00	0.00	0.00	4.00E-12	4.00E-12	4.00E-12
100E-10	0.00	0.00	0.00	0.00	4.00E-12	4.00E-12	4.00E-12
100E-9	0.07	0.07	0.07	0.07	4.00E-12	4.00E-12	4.00E-12
100E-8	0.07	0.07	0.07	0.07	4.00E-12	4.00E-12	4.00E-12


13

© ZTE Corporation. All rights reserved

ZTE


## Case Simulations for Different Resonance Frequencies

### ● Case3



HR	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList
100E-12	0.03	0.02	0.02	0.02	3.00E-12	3.00E-12	3.00E-12
100E-11	0.04	0.00	0.00	0.00	3.00E-12	3.00E-12	3.00E-12
100E-10	0.00	0.00	0.00	0.00	4.00E-12	4.00E-12	4.00E-12
100E-9	0.00	0.00	0.00	0.00	4.00E-12	4.00E-12	4.00E-12
100E-8	0.00	0.00	0.00	0.00	4.00E-12	4.00E-12	4.00E-12

### ● Case4



HR	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList	BEHFreqList_Ew_Probl_HighMAGRESList
100E-12	0.00	0.02	0.00	0.00	3.00E-12	3.00E-12	3.00E-12
100E-11	0.00	0.00	0.00	0.00	3.00E-12	3.00E-12	3.00E-12
100E-10	0.00	0.00	0.00	0.00	4.00E-12	4.00E-12	4.00E-12
100E-9	0.00	0.00	0.00	0.00	4.00E-12	4.00E-12	4.00E-12
100E-8	0.00	0.00	0.00	0.00	4.00E-12	4.00E-12	4.00E-12

14


© ZTE Corporation. All rights reserved

ZTE



## Case Simulations for Different Resonance Frequencies

● Case5




15

© ZTE Corporation. All rights reserved

ZTE

## Factor Analysis for Resonance Frequency of Insertion Loss

- The resonance frequency affect all the three EyeHeights and EyeWidths
  - The more close to the Nyquist frequency , the eye getting worse until completely closed
- The resonance frequency should be more than 29GHz in our cases




@BER=1E-5

16

© ZTE Corporation. All rights reserved

ZTE

## The Impact of Resonance Depth of Insertion Loss



@29.4GHz/dB	case1	case2	case3	case4	case5	case6	case7	case8
Resonance depth	57	78	98	118	139	159	180	200


17

© ZTE Corporation. All rights reserved

ZTE


## Case Simulations for Different Resonance Depths

### Case1



dB	dB(ReptList_Eq_Probl_Hgpr43ERLst)	dB(ReptList_Eq_Probl_Hgpr43ERLst)	dB(ReptList_Eq_Probl_Hgpr43ERLst)	dB(ReptList_Eq_Probl_Hgpr43ERLst)	dB(ReptList_Eq_Probl_Hgpr43ERLst)	dB(ReptList_Eq_Probl_Hgpr43ERLst)	dB(ReptList_Eq_Probl_Hgpr43ERLst)
1000E-12	0.00	0.00	0.00	0.00	3.95E-12	3.82E-12	3.84E-12
1000E-11	0.00	0.00	0.00	0.00	3.95E-12	4.02E-12	4.01E-12
1000E-10	0.00	0.00	0.00	0.00	4.02E-12	4.11E-12	4.10E-12
1000E-9	0.00	0.00	0.00	0.00	4.11E-12	4.20E-12	4.20E-12
1000E-8	0.00	0.00	0.00	0.01	4.20E-12	4.29E-12	4.29E-12

### Case2



dB	dB(ReptList_Eq_Probl_Hgpr43ERLst)	dB(ReptList_Eq_Probl_Hgpr43ERLst)	dB(ReptList_Eq_Probl_Hgpr43ERLst)	dB(ReptList_Eq_Probl_Hgpr43ERLst)	dB(ReptList_Eq_Probl_Hgpr43ERLst)	dB(ReptList_Eq_Probl_Hgpr43ERLst)	dB(ReptList_Eq_Probl_Hgpr43ERLst)
1000E-12	0.00	0.00	0.00	0.00	3.91E-12	3.78E-12	3.80E-12
1000E-11	0.00	0.00	0.00	0.00	3.91E-12	3.99E-12	3.98E-12
1000E-10	0.00	0.00	0.00	0.00	4.02E-12	4.19E-12	4.20E-12
1000E-9	0.00	0.00	0.00	0.01	4.19E-12	4.36E-12	4.37E-12
1000E-8	0.00	0.00	0.00	0.00	4.36E-12	4.46E-12	4.46E-12


18

© ZTE Corporation. All rights reserved

ZTE


## Case Simulations for Different Resonance Depths

### ● Case3



ER	BEHq1List_Ew_Probl_MagnA8ERList	BEHq1List_Ew_Probl_MagnB8ERList	BEHq1List_Ew_Probl_MagnC8ERList	BEHq1List_Ew_Probl_MagnD8ERList	BEHq1List_Ew_Probl_MagnE8ERList	BEHq1List_Ew_Probl_MagnF8ERList
1.00E-12	0.00	0.00	0.00	0.00	3.00E-12	1.01E-12
1.00E-11	0.00	0.00	0.00	0.00	4.00E-12	1.20E-12
1.00E-10	0.00	0.00	0.00	0.00	4.00E-12	4.00E-12
1.00E-09	0.00	0.00	0.00	0.00	4.00E-12	4.00E-12
1.00E-08	0.00	0.00	0.00	0.04	6.00E-12	6.10E-12

### ● Case4



ER	BEHq1List_Ew_Probl_MagnA8ERList	BEHq1List_Ew_Probl_MagnB8ERList	BEHq1List_Ew_Probl_MagnC8ERList	BEHq1List_Ew_Probl_MagnD8ERList	BEHq1List_Ew_Probl_MagnE8ERList	BEHq1List_Ew_Probl_MagnF8ERList
1.00E-12	0.00	0.00	0.00	0.00	1.00E-12	1.01E-12
1.00E-11	0.04	0.00	0.00	0.00	1.00E-12	1.01E-12
1.00E-10	0.04	0.00	0.00	0.00	1.00E-12	1.01E-12
1.00E-09	0.00	0.00	0.00	0.00	1.00E-12	1.01E-12
1.00E-08	0.00	0.00	0.00	0.00	1.00E-12	1.01E-12


19

© ZTE Corporation. All rights reserved

ZTE


## Case Simulations for Different Resonance Depths

### ● Case5



ER	BEHq1List_Ew_Probl_MagnA8ERList	BEHq1List_Ew_Probl_MagnB8ERList	BEHq1List_Ew_Probl_MagnC8ERList	BEHq1List_Ew_Probl_MagnD8ERList	BEHq1List_Ew_Probl_MagnE8ERList	BEHq1List_Ew_Probl_MagnF8ERList
1.00E-12	0.00	0.00	0.00	0.00	1.00E-12	1.01E-12
1.00E-11	0.00	0.00	0.00	0.00	1.00E-12	1.01E-12
1.00E-10	0.00	0.00	0.00	0.00	1.00E-12	1.01E-12
1.00E-09	0.00	0.00	0.00	0.00	1.00E-12	1.01E-12
1.00E-08	0.00	0.00	0.00	0.04	1.00E-12	1.01E-12

### ● Case6



ER	BEHq1List_Ew_Probl_MagnA8ERList	BEHq1List_Ew_Probl_MagnB8ERList	BEHq1List_Ew_Probl_MagnC8ERList	BEHq1List_Ew_Probl_MagnD8ERList	BEHq1List_Ew_Probl_MagnE8ERList	BEHq1List_Ew_Probl_MagnF8ERList
1.00E-12	0.00	0.00	0.00	0.00	1.00E-12	1.01E-12
1.00E-11	0.00	0.00	0.00	0.00	1.00E-12	1.01E-12
1.00E-10	0.00	0.00	0.00	0.00	1.00E-12	1.01E-12
1.00E-09	0.00	0.00	0.00	0.00	1.00E-12	1.01E-12
1.00E-08	0.00	0.00	0.00	0.00	1.00E-12	1.01E-12


20

© ZTE Corporation. All rights reserved

ZTE


## Case Simulations for Different Resonance Depths

### ● Case7



BER	BER@Vdbs=0	BER@Vdbs=1	BER@Vdbs=2	BER@Vdbs=3	BER@Vdbs=4	BER@Vdbs=5	BER@Vdbs=6
1.00E-12	0.015	0.015	0.015	0.015	2.20E-12	1.60E-12	2.70E-12
1.00E-11	0.011	0.011	0.011	0.011	2.20E-12	1.70E-12	2.40E-12
1.00E-10	0.007	0.007	0.007	0.007	2.20E-12	1.80E-12	2.10E-12
1.00E-09	0.003	0.003	0.003	0.003	4.00E-12	1.90E-12	1.80E-12
1.00E-08	0.001	0.001	0.001	0.001	4.00E-12	4.00E-12	4.00E-12

### ● Case8



BER	BER@Vdbs=0	BER@Vdbs=1	BER@Vdbs=2	BER@Vdbs=3	BER@Vdbs=4	BER@Vdbs=5	BER@Vdbs=6
1.00E-12	0.014	0.014	0.014	0.014	1.80E-12	1.30E-12	2.10E-12
1.00E-11	0.011	0.011	0.011	0.011	1.80E-12	1.40E-12	1.80E-12
1.00E-10	0.007	0.007	0.007	0.007	1.80E-12	1.50E-12	1.50E-12
1.00E-09	0.003	0.003	0.003	0.003	4.00E-12	1.60E-12	1.40E-12
1.00E-08	0.001	0.001	0.001	0.001	4.00E-12	4.00E-12	4.00E-12


21

© ZTE Corporation. All rights reserved

ZTE

## Factor Analysis for Resonance Depth of Insertion Loss

- The deeper of the resonance, the eye getting worse
- The depth of the resonance is less impact to the eye diagram than the frequency of the resonance



@BER=1E-5

22

© ZTE Corporation. All rights reserved

ZTE


## The Impact of Impedance Discontinuity

➤ Channel length: 20in, differential impedance: 100ohm

Case1-10in 105ohm +10 in 95ohm  
Case2-(5in 105ohm +5 in 95ohm)\*2  
Case3-(2.5in 105ohm +2.5 in 95ohm)\*4

Case4-10in 108ohm +10 in 92ohm  
Case5-(5in 108ohm +5 in 92ohm)\*2  
Case6-(2.5in 108ohm +2.5 in 92ohm)\*4

Case7-10in 110ohm +10 in 90ohm  
Case8-(5in 110ohm +5 in 90ohm)\*2  
Case9-(2.5in 110ohm +2.5 in 90ohm)\*4




23

© ZTE Corporation. All rights reserved

ZTE


## Case Simulations for Impedance Discontinuity

### ● Case1



IBR	IBRHighLevel_Ew_Prot1	IBRLowLevel_Ew_Prot1	IBRHighLevel_Ew_Prot2	IBRLowLevel_Ew_Prot2	IBRHighLevel_Ew_Prot3	IBRLowLevel_Ew_Prot3	IBRHighLevel_Ew_Prot4	IBRLowLevel_Ew_Prot4
10M5_C	0.03	0.03	0.03	0.03	3.76E-12	3.76E-12	3.76E-12	3.76E-12
10M5_S	0.03	0.03	0.03	0.03	4.33E-12	4.33E-12	4.33E-12	4.33E-12
10M5_B	0.04	0.04	0.04	0.04	6.72E-12	6.72E-12	6.72E-12	6.72E-12
10M5_F	0.05	0.05	0.05	0.05	9.78E-12	9.78E-12	9.78E-12	9.78E-12

### ● Case2



IBR	IBRHighLevel_Ew_Prot1	IBRLowLevel_Ew_Prot1	IBRHighLevel_Ew_Prot2	IBRLowLevel_Ew_Prot2	IBRHighLevel_Ew_Prot3	IBRLowLevel_Ew_Prot3	IBRHighLevel_Ew_Prot4	IBRLowLevel_Ew_Prot4
10M5_C	0.04	0.04	0.04	0.04	3.81E-12	3.81E-12	3.81E-12	3.81E-12
10M5_S	0.04	0.04	0.04	0.04	4.39E-12	4.39E-12	4.39E-12	4.39E-12
10M5_B	0.05	0.05	0.05	0.05	6.73E-12	6.73E-12	6.73E-12	6.73E-12
10M5_F	0.05	0.05	0.05	0.05	9.80E-12	9.80E-12	9.80E-12	9.80E-12

24


© ZTE Corporation. All rights reserved

ZTE




## Case Simulations for Impedance Discontinuity

### ● Case7



### ● Case8




27

© ZTE Corporation. All rights reserved

ZTE

## Case Simulations for Impedance Discontinuity

### ● Case9




28

© ZTE Corporation. All rights reserved

ZTE

## Factor Analysis for Impedance Discontinuity

- The diagrams including 3 valleys and the depth is greater in turn
  - The impedance fluctuations of the signal channel affect the EyeHeight more than the EyeWidth
  - Common impedance tolerance +/-10% is not acceptable in the 56G PAM4 systems
  - The impedance tolerance is recommend to be less than or equal to +/-8%
  - Reduce the discontinuity points as possible as you can




@BER=1E-5

29

© ZTE Corporation. All rights reserved

ZTE

## The Impact of Channel Crosstalk



@IL=30dB	case1	case2	case3	case4
ICN/mV	1	2	3	4
XTK=NEXT				

@IL=30dB	case5	case6	case7	case8
ICN/mV	1	2	3	4
XTK=FEXT				

@IL=30dB	case9	case10	case11	case12
ICN/mV	1	2	3	4
XTK=FEXT 50%+NEXT 50%				

30


© ZTE Corporation. All rights reserved

ZTE




## Case Simulations for Channel Crosstalk

### ● Case1



### ● Case2




31

© ZTE Corporation. All rights reserved


ZTE

## Case Simulations for Channel Crosstalk

### ● Case3



### ● Case4



32

© ZTE Corporation. All rights reserved


ZTE





## Factor Analysis for Channel Crosstalk

- NEXT is more influential to the 56G-PAM4 systems than FEXT
- ICN limited:
  - To be less than 4mV for all crosstalk is NEXT
  - To be 4mV is OK for all crosstalk is FEXT
  - To be less than 4mV for half of crosstalk is FEXT and the other half of crosstalk is NEXT



@BER=1E-5

© ZTE Corporation. All rights reserved



37

## Agenda

- Introduction to PAM4 Modulation
- OIF CEI-56G-LR-PAM4 Specifics
- IBIS-AMI Model Simulation for 56G PAM4 Signals
- The Impact of Channel Characteristics to 56G PAM4 Systems
- **Summary**

## Summary

- The 56G-PAM4 standard is still in continuous update
- IBIS-AMI model works well for 56G PAM4 systems simulation, although the PAM4 modeling is new until today
- After the analysis, we obtain some conclusions about the impact of channel characteristics to the 56G-LR PAM4 systems
  - The IL resonance frequency should be more than 29GHz
  - The IL resonance depth should be as smaller as possible
  - The impedance tolerance is recommended to be less than or equal to  $\pm 8\%$ , and to reduce the discontinuity points as possible as you can
  - NEXT is playing the leading role in the crosstalk and you might pay more attention to NEXT than FEXT
  - ICN of crosstalk must be less than 4mV and is recommended to be less than 3mV

39

© ZTE Corporation. All rights reserved

ZTE

Thank you



Tomorrow never waits





# Achieving Full System Signal Integrity for High Speed Backplane System

Dr. Wenliang Dai  
Xpeedic Technology Co., Ltd.



Asian IBIS Summit  
Shanghai China  
November 11, 2016



Page 1

## Outline

- Introduction of backplane system
- Challenge to backplane system simulation
- Components of EM simulation
- Analysis workflow
- Full backplane system SI simulation
- Summary




Page 2


Asian IBIS Summit 2016

## Backplane System


- Backplane system is used as a backbone to connect several printed circuit boards together to make up a complete system
- There are various configurations
  - Traditional backplane
  - Orthogonal direct
  - Orthogonal mid-plane
  - Coplanar
  - Cable backplane




## Backplane System Example -- Server Board



- Complex PCB layout.
- Maybe system has capacitor or repeater, Engineer need to check repeater gain based on channel's loss.





## Backplane Design Consideration





## Challenges to Channel SI Simulation

- Reflection noise due to impedance mismatch, via, connector and other discontinuities.
- Need to capture all physical parasitic effects
  - Reflection, Coupling, Delay, Freq. dependent Losses,...
- Measurements become very difficult,
  - Parasitic values are small but important at high speed.
  - Large number of ports for interconnects.
- EM simulation of the discontinuities is a must. However, the current flow suffers the following problems:
  - Manual process to extract the via, trace, and other discontinuities
  - Manual process to build all the channels









## Post-Layout Extraction




- Import all the boards for the backplane system
- Extract vias and traces from layout



- Layout Files
- Model Template

- Self cleaning process
- Discrete components
- Area/Net selection
- Stackup definition
- Materials definition
- BB, Back drill definition
- Auto port definition
- Parameter/Optimization
- High flexibility


## 3D Via Modeling




- Via and ground plane will lead to **parasitic capacitance** and **parasitic inductance**.
- ***How to deal with a lot of via models?***

# Trace Modeling

- For trace, the common approach is to use 2D models for main high speed interconnect.






# Connection between Boards through Pin Mapping




- Import .csv file.
- Create connection manually
- Create connection base on slot ID.

# Connector S-parameter from Vendor




- Connector S-parameter file comes from vendor

# Auto Cascading to Create Channel



Channelview



Cascading


IC_Design	IC_Diff	IC_BGA_VIA	IC_Stackup	IC_layerIC_LengthOfUnevenOfLine	IC_CONN_VIA	Connector	FC_Design	FC_CONN_VIA	FC_Diff	FC_Stackup	FC_layer	IC_LengthOfUnevenOfLine	FC_BGA_VIA	Total Length					
L00	D_HesP/IC0_Hei	E_Videmocase/Lantg	L00_Stackup	L8	1500	5	4	E_Videmocase/Lantgpad	E_Videmocase/Lantgpad	FC0	E_Videmocase/Lantgpad	CO_HesP/FC0_Hei	FC0_Stackup	L2	3000	6	5	E_Videmocase/Lantg	3000
L01	D_HesP/IC0_Hei	E_Videmocase/Lantg	L01_Stackup	L8	1500	5	4	E_Videmocase/Lantgpad	E_Videmocase/Lantgpad	FC1	E_Videmocase/Lantgpad	CO_HesP/FC1_Hei	FC1_Stackup	L6	3000	6	5	E_Videmocase/Lantg	4500
L02	D_HesP/IC0_Hei	E_Videmocase/Lantg	L02_Stackup	L8	1500	5	4	E_Videmocase/Lantgpad	E_Videmocase/Lantgpad	FC2	E_Videmocase/Lantgpad	CO_HesP/FC2_Hei	FC2_Stackup	L6	3000	6	5	E_Videmocase/Lantg	4500
L03	D_HesP/IC0_Hei	E_Videmocase/Lantg	L03_Stackup	L8	1500	5	4	E_Videmocase/Lantgpad	E_Videmocase/Lantgpad	FC3	E_Videmocase/Lantgpad	CO_HesP/FC3_Hei	FC3_Stackup	L6	3000	6	5	E_Videmocase/Lantg	4500
L04	D_HesP/IC0_Hei	E_Videmocase/Lantg	L04_Stackup	L8	1500	5	4	E_Videmocase/Lantgpad	E_Videmocase/Lantgpad	FC4	E_Videmocase/Lantgpad	CO_HesP/FC4_Hei	FC4_Stackup	L6	3000	6	5	E_Videmocase/Lantg	4500
L05	D_HesP/IC0_Hei	E_Videmocase/Lantg	L05_Stackup	L8	1500	5	4	E_Videmocase/Lantgpad	E_Videmocase/Lantgpad	FC5	E_Videmocase/Lantgpad	CO_HesP/FC5_Hei	FC5_Stackup	L6	3000	6	5	E_Videmocase/Lantg	4500
L06	D_HesP/IC0_Hei	E_Videmocase/Lantg	L06_Stackup	L8	1500	5	4	E_Videmocase/Lantgpad	E_Videmocase/Lantgpad	FC6	E_Videmocase/Lantgpad	CO_HesP/FC6_Hei	FC6_Stackup	L6	3000	6	5	E_Videmocase/Lantg	4500
L07	D_HesP/IC0_Hei	E_Videmocase/Lantg	L07_Stackup	L8	1500	5	4	E_Videmocase/Lantgpad	E_Videmocase/Lantgpad	FC7	E_Videmocase/Lantgpad	CO_HesP/FC7_Hei	FC7_Stackup	L6	3000	6	5	E_Videmocase/Lantg	4500

## Excel File


- 3D structure of BP system
- Hide/Show board or net in 3D
- Show entire channel path
- Single vs. multiple simulation and cascading
- Fast and memory efficient
- Show channel's structure size in Excel file
- Easily find worst channel
- Easily generate Excel report

# Full Backplane SI Simulation - Frequency Domain


- Full backplane SI simulation is achieved by sweeping all the channels



Full Net Return Loss



Full Net Insertion Loss



Net Distribution @ 13.67 GHz

# Full Backplane SI Simulation - Time Domain

**IBIS IO Model**

**IBIS Input Model**

**IBIS Input Component**


Pin Name	Signal Name	Model Name	R pin	L pin	C pin
1 A7	DM2_RL_A7DQ	DM2_RL_DQD	68.0nH	1.80nF	0.56pF
2 B0	DQ0	DQ0	43.0nH	1.61nF	0.56pF
3 B1	DQ0	DQ0	43.0nH	1.61nF	0.56pF
4 C0	DQ0	DQ0	43.0nH	1.61nF	0.56pF

**Parameter Values | Display**

Name	Value	Unit
1. Vhi	1	V
2. Vlo	-1	V
3. Td	0	ns
4. Tr	1	ns
5. Tf	1	ns
6. Tsample	5	ns
7. Data	0011100101100110	Binary
8. RB	1	
9. R	1	

- Support IBIS, IBIS-AMI, Spice model.
- Add proper pattern model.
- Fast modeling and high accuracy.

## Full Backplane SI Simulation - Time Domain



## Summary

- Passive channel modeling and simulation is essential to high speed channel design.
- Optimal channel design requires user friendly EDA tool to do layout extraction, via optimization, trace simulation, S-parameter cascading, S-parameter exploration, etc.
- Full backplane system SI simulation is achieved by sweeping all the channels with correct models.





# On-Die Decoupling Model Improvements for IBIS Power Aware Models

*Randy Wolff and Aniello Viscardi*

*Micron Technology*

*Asian IBIS Summit*

*November 11, 2016, Shanghai, China*

*(Previously given at the European IBIS Summit*

*May 11, 2016 Turin, Italy)*

©2016 Micron Technology, Inc. All rights reserved. Information, products, and/or specifications are subject to change without notice. All information is provided on an "AS IS" basis without warranties of any kind. Statements regarding products, including regarding their features, availability, functionality, or compatibility, are provided for informational purposes only and do not modify the warranty, if any, applicable to any product. Drawings may not be to scale. Micron, the Micron logo, and all other Micron trademarks are the property of Micron Technology, Inc. All other trademarks are the property of their respective owners.



## Outline


- IBIS Power-aware modeling overview
- On-die Decoupling models
- Multi-port Decoupling models
- Example Simulations
- Conclusions



## IBIS Power-aware Modeling Overview

- Power Integrity modeling uses [Composite Current], [ISSO PU], [ISSO PD] and an IBIS-ISS on-die decoupling circuit model
- Decoupling model external to IBIS currently

$I_{byp}$	- Bypass current
$I_{pre}$	- Pre-Driver current
$I_{cb}$	- Crow-bar current
$I_{term}$	- Termination current (optional)
$L_{VDDQ}$	- On-die inductance of I/O Power
$R_{VDDQ}$	- On-die resistance of I/O Power
$L_{GND}$	- On-die inductance of Ground
$R_{GND}$	- On-die resistance of Ground
$C_{p+b}$	- Bypass + Parasitic Capacitance
$ESR$	- Equivalent Series Resistance for on-die Decap
$ESL$	- Equivalent Series Inductance for on-die Decap




3 © 2016 Micron Technology, Inc.



## On-die Decoupling Models

- SPICE model may have pre-driver circuits on separate power supplies
- May be one common ground on-die
- Decoupling model could include VDDQ, VSSQ, VDD, VSS
- What is needed for IBIS to correlate with SPICE?



4 © 2016 Micron Technology, Inc.



## Multi-port Decoupling Models


- Decoupling circuits may contain proprietary modeling equations or process data
- A non-proprietary model can be an S-parameter or a broadband SPICE macromodel (of the S-parameter characterization)
- S-parameter port options
  - 1-port: VDDQ with VSSQ reference
  - 2-port: VDDQ, VSSQ, with 0 reference
  - 3 or [4] port: VDDQ, VSSQ, VDD, [VSS], with 0 reference

## SPICE Setup Examples for Decoupling Model Creation

- Buffer Instance in Hi-Z state:
  - Xbuff ... VDDQ\_die VSSQ\_die ... Buffer\_name
- Port Definition:
  - Single Port
    - P1 VDDQ\_die VSSQ\_die port=1 Z0=50 DC VDDQ
  - Multi Port
    - P1 VDDQ\_die 0 port=1 Z0=50 DC VDDQ
    - P2 VSSQ\_die 0 port=2 Z0=50 DC 0
- AC Analysis
  - .lin sparcalc=1 filename='s\_model.sNp' format=touchstone dataformat=ma freqdigit=10 spardigit=10
  - .ac dec 100 1 10e12

## Example Simulation 1 – Ideal VDD Comparing Transistor-level and IBIS Model in SPICE


- $L_{VDD}=0$  (short)
- $L_{VDDQ}=1.25\text{nH}$
- $L_{VSSQ}=1.25\text{nH}$
- $L_{PKG}=1.25\text{nH}$



7 © 2016 Micron Technology, Inc.




## 1-Port vs. 2-Port Models, I(VSSQ) and I(VDDQ)



8 © 2016 Micron Technology, Inc.



## V(Load) and V(VDDQ\_die)-V(VSSQ\_die)




9 © 2016 Micron Technology, Inc.



## Example Simulation 2 – Non-ideal VDD Comparing Transistor-level and IBIS Model in SPICE


- $L_{VDD} = 1.25\text{nH}$
- $L_{VDDQ} = 1.25\text{nH}$
- $L_{VSSQ} = 1.25\text{nH}$
- $L_{PKG} = 1.25\text{nH}$



10 © 2016 Micron Technology, Inc.




## 2-Port vs. 3-Port Models, I(VSSQ) and I(VDDQ)



11 © 2016 Micron Technology, Inc.



## V(Load) and V(VDDQ\_die)-V(VSSQ\_die)



12 © 2016 Micron Technology, Inc.



## Conclusions

- A 2-port S-parameter (3-terminal macro-model) for on-die decoupling is a better model than a 1-port model for power-aware simulations.
  - This solution requires use of node 0 in the decoupling model.
- Correlating to a SPICE simulation that includes non-ideal supply connections to pre-driver circuits requires extra ports for non-ideal supplies in the decoupling model.
- A multi-port decoupling model is most versatile. Unused ports not connected to a package model should be connected to 0.
- The new IBIS Interconnect BIRD will allow the IBIS-ISS decoupling model to be connected properly to the package model.



# IBISCHK6 V6.1.3 and Executable Model File Checking

Bob Ross, Teraspeed Labs  
bob@teraspeedlabs.com

Asian IBIS Summit  
Shanghai, China  
November 11, 2016



Copyright 2016 Teraspeed Labs



• 1

## Goals and Contents

- **New ibischk6 V6.1.3 executables available at the same location:**  
[www.ibis.org/ibischk6/](http://www.ibis.org/ibischk6/)
- **Fixes 7 bugs**
- **Differences (new ibischk6 file names)**
- **New – executable model file checking per BUG179 enhancement for [Algorithmic Model] Executable lines**
- **Source code quality assurance tests**
- **Some limitations**



Copyright 2016 Teraspeed Labs

• 2



## New BUGs 174-180 Fixed

[www.ibis.com/bugs/ibischk/](http://www.ibis.com/bugs/ibischk/)

180	<a href="#">Error with Legal List Tip in Reserved Parameters with Format List</a>	Mike LaBonte, Signal Integrity Software (SiSoft)
179	<a href="#">DLL SO Checking and Functional Existence and Platform Information</a>	Mike LaBonte, SiSoft; Bob Ross, Teraspeed Labs; Lance Wang, IO Methodology
178	<a href="#">Error with Same Platform Compiler Bits for Rx and Tx of I/O* in IBIS-AMI</a>	Michael Schaefer, Zuken; Bob Ross, Teraspeed Labs
177	<a href="#">Empty [Node Declarations] Stops Parser Completion</a>	Arpad Muranyi, Mentor Graphics; and Bob Ross, Teraspeed Labs
176	<a href="#">[External Model] Error Not Issued for Ports List With Undeclared Port</a>	Arpad Muranyi, Mentor Graphics; and Bob Ross, Teraspeed Labs
175	<a href="#">Incorrect Model References Through [Model Selector] Not Reported</a>	Walter Katz, SiSoft
174	<a href="#">File Not Found Line Printed Under Some Operating Systems</a>	Mike LaBonte, SiSoft and Bob Ross, Teraspeed Labs



Copyright 2016 Teraspeed Labs

• 3

## New Names for ibischk6

- **Command line operation:**
- **Windows:**
  - **ibischk6\_32.exe** (versus **ibischk6.exe**)
  - **ibischk6\_64.exe** (versus **ibischk6.exe**)
- **Linux (Ubuntu):**
  - **ibischk6\_32** (versus **ibischk6**)
  - **ibischk6\_64** (versus **ibischk6**)
- **Used for source code quality assurance tests per BUG179**
- **Macintosh osx\_32, osx\_64 (also uploaded), but not part of source code release**



Copyright 2016 Teraspeed Labs

• 4

## New Command Line Based on ibischk6 Name

Example: `ibischk6_32.exe` → `"ibischk6_32"` command

IBISCHK6 V6.1.3

IBISfile validation:

This program has been provided free to the electrical engineering community by the IBIS Open Forum. The purpose of this program is to validate that the contents of ASCII device data in a file specified conform to the IBIS specification.

```
Usage: ibischk6_32 <IBS filename>
       : ibischk6_32 -ebd <EBD filename>
       : ibischk6_32 -pkg <PKG filename>
       : ibischk6_32 -ami <AMI filename>
Usage: ibischk6_32 -caution -numbered <IBS filename>
       : ibischk6_32 -caution -numbered -ebd <EBD filename>
       : ibischk6_32 -caution -numbered -pkg <PKG filename>
       : ibischk6_32 -caution -numbered -ami <AMI filename>
```

The flags prior to the file name can be in any order, and the `-caution` and/or `-numbered` flags are optional.



Copyright 2016 Teraspeed Labs

● 5

## Can Rename ibischk6 File (Examples Below)

- `ibischk6.exe` as in earlier versions for `"ibischk6"` command
- `ibischk613_32.exe` showing version and bits detail for `"ibischk613_32"` command
- Etc. - the new `ibischk6` file name shows up in the Usage: lines, as shown on previous slide



Copyright 2016 Teraspeed Labs

● 6

## Syntax and Notation Related to BUG179

- Under [Algorithmic Model] Executable, Executable\_Rx and Executable\_Tx lines have this information:

Platform\_Compiler\_Bits File\_Name Parameter\_File

- Platform is operating system such as Linux, Windows
- Bits is 32 or 64 for common platforms
- File\_Name is “executable model file” name such as abc.dll or abc.so
- Parameter\_File is the .ami file



Copyright 2016 Teraspeed Labs

•7

## Testing and Executable Combinations

- 32-bit and 64-bit operating system, ibischk6\_\* and executable model files are done consistent with the platform operating system
  - Ibischk6\_32 will work on 64-bit platforms, but will load and test 32 bit executable model files
- Specification does not impose a requirement, but internal Windows requires executable names with at least a dot “.”
- Message will give the recommended (but not required) extension



Copyright 2016 Teraspeed Labs

•8

# bug179-1.ami

## Full Function Existence Checking

```
(bug179
  (Reserved_Parameters
    (AMI_Version (Usage Info) (Type String) (Value "6.1"))
    (Init_Returns_Impulse (Usage Info) (Type Boolean) (Value True))
    (GetWave_Exists (Usage Info) (Type Boolean) (Value True))
    (Resolve_Exists (Usage Info) (Type Boolean) (Value True))
  )
)
```



Copyright 2016 Teraspeed Labs

● 9

## Function Existence Testing

Each DLL/SO file must contain code symbols for exported functions in one of four possible combinations:

- A. Case 1: Executable model file has AMI\_Init, AMI\_GetWave and AMI\_Close. (IBIS 5.0 and above)
- B. Case 2: Executable model file has AMI\_Init and AMI\_Close. (IBIS 5.0 and above)
- C. Case 3: Executable model file has AMI\_Resolve, AMI\_Resolve\_Close, AMI\_Init, AMI\_GetWave and AMI\_Close. (IBIS 6.0 and above)
- D. Case 4: Executable model file has AMI\_Resolve, AMI\_Resolve\_Close, AMI\_Init and AMI\_Close. (IBIS 6.0 and above)

### Test file names:

: noicgr No "C" combinations above and below

A: icg AMI\_Init, AMI\_Close, AMI\_GetWave

B: ic AMI\_Init, AMI\_Close

C: icgr AMI\_Init, AMI\_Close, AMI\_GetWave, AMI\_Resolve, AMI\_Resolve\_Close

D: icr AMI\_Init, AMI\_Close, AMI\_Resolve, AMI\_Resolve\_Close



Copyright 2016 Teraspeed Labs

● 10

## Some Tests for ibischk6\_32.exe when Checked with bug179-1.ami

```
| Normal case: GetWave and ResolveExists return true
|
Executable Windows_1_32 noicgr_32.dll    bug179-1.ami < 5 Errors
Executable Windows_2_32 ic_32.dll       bug179-1.ami < 3 Errors
Executable Windows_3_32 icg_32.dll     bug179-1.ami < 2 Errors
Executable Windows_4_32 icgr_32.dll    bug179-1.ami < Good
Executable Windows_5_32 icr_32.dll     bug179-1.ami < 1 Error
Executable Windows_6_64 noicgr_64.dll  bug179-1.ami < Executable
Executable Windows_7_64 ic_64.dll      bug179-1.ami lines for 64-bit
Executable Windows_8_64 icg_64.dll     bug179-1.ami Windows lines
Executable Windows_9_64 icgr_64.dll    bug179-1.ami not checked
Executable Windows_10_64 icr_64.dll    bug179-1.ami
```

Lines 112 to 121



Copyright 2016 Teraspeed Labs

• 11

## Partial Report for ibischk6\_32.exe with New Error Codes

```
E4702 (line 112) - Code file noicgr_32.dll does not contain required AMI_Init() function
E4703 (line 112) - Code file noicgr_32.dll does not contain required AMI_Close() function
E4704 (line 112) - Code file noicgr_32.dll does not contain AMI_GetWave() function, required
because GetWave_Exists=True in AMI file bug179-1.ami
E4705 (line 112) - Code file noicgr_32.dll does not contain AMI_Resolve() function, required
because Resolve_Exists=True in AMI file bug179-1.ami
E4706 (line 112) - Code file noicgr_32.dll does not contain AMI_Resolve_Close() function,
required because Resolve_Exists=True in AMI file bug179-1.ami
E4704 (line 113) - Code file ic_32.dll does not contain AMI_GetWave() function, required because
GetWave_Exists=True in AMI file bug179-1.ami
E4705 (line 113) - Code file ic_32.dll does not contain AMI_Resolve() function, required because
Resolve_Exists=True in AMI file bug179-1.ami
E4706 (line 113) - Code file ic_32.dll does not contain AMI_Resolve_Close() function, required
because Resolve_Exists=True in AMI file bug179-1.ami
E4705 (line 114) - Code file icg_32.dll does not contain AMI_Resolve() function, required
because Resolve_Exists=True in AMI file bug179-1.ami
E4706 (line 114) - Code file icg_32.dll does not contain AMI_Resolve_Close() function, required
because Resolve_Exists=True in AMI file bug179-1.ami
E4704 (line 116) - Code file icr_32.dll does not contain AMI_GetWave() function, required
because GetWave_Exists=True in AMI file bug179-1.ami
```

Line 115 is Good (0 Errors):

```
Executable Windows_4_32 icgr_32.dll    bug179-1.ami
```



Copyright 2016 Teraspeed Labs

• 12

## Summary for Platforms/Bits Test for Full Test Case

```

... Status of [Algorithmic Model] Executables for Windows 32:
icr_64.dll:      Windows 64:      Not Checked
icgr_64.dll:     Windows 64:      Not Checked
icg_64.dll:      Windows 64:      Not Checked
ic_64.dll:       Windows 64:      Not Checked
icr_32.dll:      Windows 32:      Checked
icgr_32.dll:     Windows 32:      Checked
icg_32.dll:      Windows 32:      Checked
ic_32.dll:       Windows 32:      Checked
noicgr_64.dll:   Windows 64:      Not Checked
icr_32.dll:      Windows 64:      Not Checked
icgr_32.dll:     Windows 64:      Not Checked
icg_32.dll:      Windows 64:      Not Checked
ic_32.dll:       Windows 64:      Not Checked
noicgr_32.dll:   Windows 64:      Not Checked
icr_64.dll:      Windows 32:      Checked, has platform issue
icgr_64.dll:     Windows 32:      Checked, has platform issue
icg_64.dll:      Windows 32:      Checked, has platform issue
ic_64.dll:       Windows 32:      Checked, has platform issue
noicgr_64.dll:   Windows 32:      Checked, has platform issue
noicgr_32.dll:   Windows 32:      Checked
    
```



Copyright 2016 Teraspeed Labs

● 13

## Summary for Platforms/Bits Test for Full Test Case (Continued)

```

icr_64.so:      Linux 64:      Not Checked
icgr_64.so:     Linux 64:      Not Checked
icg_64.so:      Linux 64:      Not Checked
ic_64.so:       Linux 64:      Not Checked
icr_32.so:      Linux 32:      Not Checked
icgr_32.so:     Linux 32:      Not Checked
icg_32.so:      Linux 32:      Not Checked
ic_32.so:       Linux 32:      Not Checked
noicgr_64.so:   Linux 64:      Not Checked
icr_32.so:      Linux 64:      Not Checked
icgr_32.so:     Linux 64:      Not Checked
icg_32.so:      Linux 64:      Not Checked
ic_32.so:       Linux 64:      Not Checked
noicgr_32.so:   Linux 64:      Not Checked
icr_64.so:      Linux 32:      Not Checked
icgr_64.so:     Linux 32:      Not Checked
icg_64.so:      Linux 32:      Not Checked
ic_64.so:       Linux 32:      Not Checked
noicgr_64.so:   Linux 32:      Not Checked
noicgr_32.so:   Linux 32:      Not Checked
... This IBISCHK6 executable supports Windows 32 bit only
    
```

Errors : 28

File Failed



Copyright 2016 Teraspeed Labs

● 14

## Status Report Lines

- **Checked**
- **Not checked**
- **Checked, has platform issue**
  - Platform bits different than operating system platform Bits
  - Executable model file does not have dll or so extension
  - Ibischk6\_32 cannot load 64-bit executable model files and visa versa
- **“... This IBISCHK6 executable supports Windows 32 bit only”**
  - Refers to ibischk6\_32.exe used in test



Copyright 2016 Teraspeed Labs

● 15

## Recommended Extensions

- **Windows: dll**
- **Linux: so**
- **No requirement but some Windows versions require executable names with at least a dot “.”**
- **Other messages may suggest .dll for Windows or .so for Linux)**



Copyright 2016 Teraspeed Labs

● 16

## Limits and Issues

- **ibischk6\_32 works on 64-bit platforms if 32-bit executable model files load and work on the platform**
- **Platform name examples shown in the IBIS Specification – some may be specified in the future**
  - **Case insensitive Windows**
  - **Case insensitive Linux**
- **For unknown platform names, ibischk6 will try to load executable model file and run the functional existence test**



Copyright 2016 Teraspeed Labs

● 17

## Future and Conclusion

- **No reference IBIS-AMI waveform checking**
- **Some commercial vendors offer reference IBIS-AMI waveform checking**
- **ibischk6 V6.1.3 valuable for function existence testing for Reserved\_Parameters documented in the .ami file**



Copyright 2016 Teraspeed Labs

● 18





# TOUCHSTONE CONVERSION WRAPPER

ASIAN IBIS SUMMIT  
SHANGHAI CHINA  
NOVEMBER 11, 2016

Anders Ekholm

## AGENDA



- › Using TSCHK2 for touchstone format conversion
- › Problem statement
- › Fixing the problem using a Wrapper
- › A Perl wrapper
- › Solves the current issue of losing comments
- › Wrapper available on the IBIS webpage.

## USING TSCHK2 FOR TOUCHSTONE FORMAT CONVERSION



The touchstone checker TSCHK2 from IBIS Open Forum can also be used for converting Touchstone models (TS) to Touchstone 2 model format.

To do so use the option `-canonical` e.g.:

`Tschk2 -canonical ts1.s4p > ts2.s4p`

This will fit the data into the TS2 model format, but will not add any extra data.

## PROBLEM STATEMENT



However, doing so strips out any comments from the original touchstone file e.g.,

```
!Murata Part Number: GRM15XR11E222KA86
!These Parameters are Measured in Series Mode Connection
!  o--||--o
!Port1      Port2
!  o-----o
!Operation Temp=25[C], DC Bias Voltage=0[V]
!Freq. Start=300[kHz] Stop=6000000[kHz] 401[Steps]
# Hz S R I R 50
!Freq.(Hz)  S 11(Real)  S 11(Imag)  S 21(Real)  S 21(Imag)  S 12(Real)  S 12(Imag)  S 22(Real)  S 22(Imag)
300000      0.8473370  -0.3552390  0.1526630  0.3552390  0.1526630  0.3552390  0.8473370  -0.3552390
307520      0.8409069  -0.3612905  0.1590931  0.3612905  0.1590931  0.3612905  0.8409069  -0.3612905
```

# PROBLEM STATEMENT



## Becomes:

```
! Touchstone data file
[Version] 2.0
# Hz S RI R 50
[Number of Ports] 2
[Two-Port Data Order] 12_21
[Number of Frequencies] 401
```

```
[Network Data]
! freq      S11re      S11im      S12re      S12im      S21re      S21im      S22re
S22im
300000      0.847337   -0.355239   0.152663   0.355239   0.152663   0.355239
0.847337    -0.355239
307520      0.8409069  -0.3612905  0.1590931  0.3612905  0.1590931  0.3612905
0.8409069   -0.3612905
```

Touchstone conversion wrapper | Asian IBIS Summits 2016 | Anders Ekholm | 2016-10-25 | Page 5 (10)

# FIXING THE PROBLEM USING A WRAPPER



So to mitigate the problem without having to change TSCHK2, I wrote a small Perl wrapper.

Wrapper is a software code that sort of wraps around another code in this case the tschk2.

- › The Perl wrapper will take the file to convert as input. It will read all the comments before the data and all the comments after the data and save those in memory.
- › It will then run the tschk2 on the file to convert and save the result in temp.ts2
- › Then it will read the temp.ts2 file and reinsert the comments into the output file xxxxx.snp

Touchstone conversion wrapper | Asian IBIS Summits 2016 | Anders Ekholm | 2016-10-25 | Page 6 (10)

# A PERL WRAPPER



```
#!/usr/bin/perl
#TS1toTS2 is a small wrapper to IBIS Open Forums tschk2, since using the IBIS Open Forums converting feature to
convert models will not retain comments from the original file
#So this wrapper will read and save the comments run tschk2 and convert the model, after this it will read the converted
model and add the comments
#and output that as the converted file. It will use the same file name for the output and the old touchstone file will be saved
as .TS1
#It will only convert touchstone files into touchstone 2 files.
#It is a command line tool. It implemented as a quick & dirty solution so feel free to enhance it if you need to.

#This section will pick up the ts filename from the command line if missing give you an error
$options=join " ",@ARGV;
if ($ARGV=~/-h/)
.....
#read all the comments in the original file
open FIL,"<file" or die "\n\nCan't open file: $file";
.....
#Run tschk to convert file
..... system "copy $file $newfile";
# add the comments in the final model.
open FIL,"<temp.ts2" or die "\n\nCan't open file: temp.ts2";
.....
```

Touchstone conversion wrapper | Asian IBIS Summits 2016 | Anders Ekholm | 2016-10-25 | Page 7 (10)

# SOLVES THE CURRENT ISSUE OF LOSING COMMENTS



This solves our current problem of losing information from the original model when converting it into TS2.

We are trying to standardize on our S-parameter models in TS2 format.

Touchstone conversion wrapper | Asian IBIS Summits 2016 | Anders Ekholm | 2016-10-25 | Page 8 (10)

## WRAPPER AVAILABLE ON THE IBIS WEBPAGE



The wrapper has been made available on the IBIS Open Forum webpage.

Please feel free to use it.

It is distributed in source code format so you can adapt it to your specific needs.

<http://www.ibis.org/tschk2/>

Touchstone conversion wrapper | Asian IBIS Summits 2016 | Anders Ekholm | 2016-10-25 | Page 9 (10)



# ERICSSON