## WELCOME FROM MIKE LABONTE, IBIS OPEN FORUM

Ladies and Gentlemen,

As chair of the IBIS Open Forum it is my pleasure to welcome you to the 2017 Asian IBIS Summit in Shanghai and to thank you for your presentations and participation. We are grateful to our sponsors Huawei Technologies, Cadence Design Systems, IO Methodology, Mentor, a Siemens Business, MostecEDA (SPISim), Synopsys, Teledyne LeCroy, and ZTE Corporation for making this event possible.

Since 1993 IBIS has provided the digital electronics industry with specifications to make signal, timing, and power integrity analyses much easier and faster. With the introduction of IBIS-AMI in 2008, the IBIS community generated new energy for high speed electronic design. IBIS is now known by engineers worldwide and is a required technology for many applications.

Support for IBIS in Asia has been strong, and the IBIS Open Forum looks forward to continued innovation and contributions from technology companies in Asia.

Thank you!

Machul R La Sonto

Mike LaBonte SiSoft Chair, IBIS Open Forum

#### WELCOME FROM MIKE LABONTE, IBIS OPEN FORUM

女士们先生们,

作为 IBIS 开放论坛的主席,我高兴地欢迎您参加 2017 年上海亚洲 IBIS 峰 会,感谢您的介绍和参与。我们非常感谢我们的赞助商华为技术有限公司, Cadence Design Systems, IO Methodology Inc., Mentor-a Siemens Business, MostecEDA (SPISim), Synopsys, Teledyne LeCroy 和中兴通讯,为此事件 做出了可能。

自 1993 年以来, IBIS 为数字电子行业提供了使信号,时序和电源完整性分析更容易和更快速的规范。随着 IBIS-AMI 在 2008 年的推出, IBIS 社区为高速电子设计创造了新的能量。 IBIS 现在已被世界各地的工程师所了解,是许多应用所需的技术。

IBIS 在亚洲的支持一直很强, IBIS 开放论坛期待着亚洲技术公司的不断创新和贡献。

谢谢!

Michael R La Anto

Mike LaBonte (**迈克 拉邦地**) SiSoft 公司 主席, IBIS 开放论坛

### WELCOME FROM HANG YAN, HUAWEI TECHNOLOGIES

Ladies and Gentlemen,

On behalf of Huawei Technologies, welcome to the 13th annual Asian IBIS Summit (China). I would like to express my appreciation to IBIS Open Forum and all the sponsors for co-organizing this event.

Since 2005, IBIS Asian Summit in China has been the top-level international conference in high speed digital design society in China. I am looking forward to work with IBIS members in China, and to expand our participations in the region. With the demand of high speed design, modeling and simulation technology will still be the key to find the solution. Accuracy, efficiency and complexity are the challenge we are facing now. Intelligence and digitization will be the trend.

Huawei has actively involved in all IBIS society's events. We hope to resolve high speed link issues with IBIS Open Forum, EDA vendors and IC vendors. Your comments and suggestions will be deeply appreciated! And any suggestion for China region technical discussion and activity are also welcome!

Welcome all of you to Shanghai! Hope you will enjoy all the technical discussions and sharing throughout the meeting, and have a nice journey!

Thank you! Hang Yan Huawei Technologies

### WELCOME FROM HANG YAN, HUAWEI TECHNOLOGIES

各位专家,各位来宾:

我代表华为公司, 欢迎大家来参加第 13 届亚洲 IBIS 技术研讨会, 衷心地感谢 IBIS 协会组织本次会议。

自从 2005 年以来, IBIS 技术研讨会已经成为了中国高速设计领域的一次盛会。我很高兴有机会与 IBIS 协会一起促进和扩大在该领域的分享。在未来的高速设计中,模型和仿真技术仍将是解决问题的重要手段,准确度、速度和复杂度是我们面临的挑战,智能化和数字化是未来的方向。

华为积极参与各项 IBIS 活动,希望与 IBIS 协会、EDA 软件、芯片公司一道 来共同解决许多高速链路设计上的挑战,欢迎大家会上讨论。同时也欢迎大 家对我们中国区在 IBIS 技术讨论和组织上提出建议。

欢迎 IBIS 专家来到上海,希望你们能够喜欢所有的技术讨论和会议分享, 度过美好一天。

谢谢大家 华为公司 严航

## AGENDA AND ORDER OF THE PRESENTATIONS

## (The actual agenda might be modified)

	IBIS SUMMIT MEETING AGENDA
8:15	SIGN IN - Vendor Tables Open at 8:30
8:45	<pre>WELCOME - Yan, Hang (Paul)   (Huawei Technologies, China) - LaBonte, Mike (Chair, IBIS Open Forum)   (SiSoft, USA)</pre>
9:00	<pre>IBIS Update</pre>
9:25	<pre>IBIS Interconnect Modeling Using IBIS-ISS and Touchstone 16 Mirmak, Michael (Intel Corporation, USA)</pre>
10:00	Signal Integrity Analysis for 56G-PAM4 Channel of 400G Switch 29 Feng, Sophia; Wen, Vincent (Celestica, China)
10:30	BREAK (Refreshments and Vendor Tables)
10:50	Think PAM4 SerDes
11:20	Comparison of Time Domain and Statistical IBIS-AMI Analyses 51 LaBonte, Mike (SiSoft USA)
12:00	<pre>FREE BUFFET LUNCH (Hosted by Sponsors)   - Vendor Tables</pre>

## AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

13:30	A Way to Evaluate Post-FEC BER Based on IBIS-AMI Model 71 Yu, Yanye; Guo, Tao; Zhu, Shunlin (ZTE Corporation, China)
14:00	Characterizing and Modeling of a Linear CTE
14:30	Using DATA Files for IBIS-AMI Models
15:00	BREAK (Refreshments and Vendor Tables)
15:20	<pre>IBIS-AMI Modeling Using Scripts and Spice Models 109 Huang, Wei-hsing (SPISim, USA)</pre>
15:50	Leveraging IBIS Capabilities for Multi-Gigabit Interfaces 118 Willis, Ken (Cadence Design Systems, USA)
16:20	DISCUSSION
17:20	CONCLUDING ITEMS
17 <b>:</b> 30	END OF IBIS SUMMIT MEETING

\_\_\_\_\_

	IBIS Update	
http://www.ibis.org/	Mike LaBonte SiSoft Chair, IBIS Open Forum 2017 Asian IBIS Summit Shanghai, PRC November 13, 2017	
	IBIS Update	1









Organization Task Groups					
<ul> <li>Interconnect Task Group         <ul> <li>Chair: Michael Mirmak</li> <li><u>http://ibis.org/interconn_wip/</u></li> <li>Develop on-die/package/module/connector interconnee</li> </ul> </li> <li>Advanced Technology Modeling Task Group         <ul> <li>Chair: Arpad Muranyi</li> <li><u>http://ibis.org/atm_wip/</u></li> <li>Develop most other technical BIRDs</li> </ul> </li> <li>Quality Task Group         <ul> <li>Chair: Mike LaBonte</li> <li><u>http://ibis.org/quality_wip/</u></li> <li>Oversee IBISCHK parser testing and development</li> </ul> </li> <li>Editorial Task Group         <ul> <li>Chair: Michael Mirmak</li> <li><u>http://ibis.org/editorial_wip/</u></li> <li>Produce IBIS Specification documents</li> </ul> </li> </ul>	ect modeling BIRDs				
IBIS Update	6				





ification Develop	ment
Pc	ossible IBIS 7.0 Timeline
Meeting Date	Milestone
4/21/2017	Vote to establish 7.0 as the next IBIS version passes
5/12/2017	BIRD review and acceptance (10 meetings)
	····
2/16/2018	Vote to approve 7.0 BIRD set is scheduled for next meeting
3/9/2018	7.0 BIRD set accepted. Editorial work begins
3/30/2018	
4/20/2018	
5/11/2018	Editorial announces 7.0 ready. Review period begins
6/1/2018	
6/22/2018	Vote to ratify 7.0 scheduled for next meeting
7/13/2018	7.0 ratified
IRD = Buffer Issu	e Resolution Document

BIRD	Title
147.6	Back-channel Support
158.7	AMI Ts4file Analog Buffer Models
179	New IBIS-AMI Reserved Parameter Special_Param_Names
180	Require Unique Pin Names in [Pin]
182	POWER and GND [Pin] signal_name as [Pin Mapping] bus_label
183	[Model Data] Matrix Subparameter Terminology Correction
184.2	Model_name and Signal_name Restriction for POWER and GND Pins
185.2	Section 3 Reserved Word Guideline Update
186.4	File Naming Rules
187.3	Format and Usage Out Clarifications
188.1	Expanded Rx Noise Support for AMI
189.4	Interconnect Modeling Using IBIS-ISS and Touchstone
191.2	Clarifying Locations for Si_location and Timing_location
192.1	Clarification of List Default Rules











pecification Develop	oment			
BIRD 189.4, Interconnect Modeling Using				
	IBIS-I	SS and To	nuchstone	
			Juchistorie	
[Interconnect Mo	del Set]	Full_ISS_buf_p	ad_pin_PDN_4	
[Interconnect Mo File_IBIS-ISS	del] full_pad_pin_i	Full_ISS_pad_p o.iss	in_IO full_pad_pin_IO_typ	
Number_of_termin 1 Pin_Rail 2 Pin_Rail 3 Pin_I/O 4 Pin_Rail 5 Pad_Rail 6 Pad_Rail 7 Pad_I/O 8 Pad_Rail [End Interconnec	als = 8 pin_name pin_name pin_name pad_name VC pad_name VC pin_name VS pad_name VS t Model]	1   VCC_5 2   VCC_3 3   DATA1 4   VSS G C1   VCC_5 C2   VCC_3 3   DATA1 S1   VSS G	.0 POWER .3 POWER DATA_MODEL ND .0 POWER .3 POWER DATA_MODEL ND	
[Interconnect Mo File_TS	del] full_buf_pad_i	Full_ISS_buf_p o.s8p	ad_IO full_buf_pad_IO_typ	
<pre>Number_of_termin 1 Pad_Rail 2 Pad_Rail 3 Pad_IAil 5 Buffer_Rail 5 Buffer_Rail 7 Buffer_I/O 8 Buffer_Rail [End Interconnec</pre>	pad_name VC pad_name VC pin_name VC pin_name VS pin_name pin_name pin_name pin_name t Model]	C1   VCC_5 C2   VCC_3 3   DATA1 S1   VSS G 1   VCC_5 2   VCC_3 3   DATA1 4   VSS G	O POWER	1 VCC_50 POWER 2 VCC_33 POWER 3 DATA1 DATA_MODEL 4 VS5 GND
[End Interconnec	t Model Set]	IBIS Update		16



# Interconnect Modeling Update Using IBIS-ISS and Touchstone



Michael Mirmak Intel Corporation <u>michael.mirmak@intel.com</u>

> Asian IBIS Summit Shanghai, PRC November 13, 2017

















# New Keywords and Subparameters (Limited Discussion Here)

[Bus Labels]	bus_label			
[Die Supply Pads]	pad_name, optiona	l bus_label		
[Interconnect Model]/	End Interconnect Mode	I]		
<ul> <li>Unused_port_terminat</li> </ul>	ion <open ref.=""  ="">   Unused</open>	l port ref. Z		
– Param	parame	eter passing		
<ul> <li>File_IBIS-ISS</li> </ul>	names	IBIS-ISS file		
<ul> <li>File_TS, File_TS0</li> </ul>	names	Tstone file		
<ul> <li>Number_of_terminals=</li> </ul>	<pre>=<value>   number</value></pre>	of terminals		
– <terminal lines=""></terminal>	describ	ed later		
Interconnect Model Set]/[End Interconnect Model Set]				
Interconnect Model Set Group]/[End Interconnect Model				
Set Group] (New and	changed from "Selector	.")		
Asian IE	BIS Summit, November, 2017	10		













[Die S	Supply Pads] for pad_name Shown in Example	S
The [Die Su <qualifier_ signal_na</qualifier_ 	upply Pads] keyword establishes pad_nam entries> for rails, and associates them with me (and optionally with bus_label entries)	e 1
[Die Supply ]	Pads] signal_name bus_label	
[Die Supply ]   pad_name	Pads] signal_name bus_label	
[Die Supply ]   pad_name VDDQ	Pads] signal_name bus_label VDD	
[Die Supply ]   pad_name VDDQ VSSQ	Pads] signal_name bus_label VDD VSS	
[Die Supply 1   pad_name VDDQ VSSQ	Pads] signal_name bus_label VDD VSS	
[Die Supply 1   pad_name VDDQ VSSQ	Pads] signal_name bus_label VDD VSS	





















Think Bigger. Reach Further.

## Agenda

- Background
- 200GBASE-KR4
- 400GAUI-8 C2M/200GBASE-CR4
- CEI-56G-VSR-PAM4
- Conclusion



Agenda	Think Bigger. Reach Further.
<ul> <li>Background</li> <li>200GBASE-KR4</li> <li>400GAUI-8 C2M/200GBASE-CR4</li> <li>CEI-56G-VSR-PAM4</li> <li>Conclusion</li> </ul>	





















400GAUI-8 C2M/200GBASE-CR4 - Loopback Channel Analysis, COM, 3m	Think Bigger. Reach Further.
The channel margin shall be greater than or equal to 3dB after COM calculation for 200GBA	ASE-CR4 Channel.
<ul> <li>9 aggressor FEXT channels and 8 aggressor NEXT channels on both side of the victim cha for the COM crosstalk analysis. The major contributors to crosstalk such as traces, vias, cat considered for the crosstalk modeling. The detailed trace modeling with crosstalk is shown be</li> </ul>	nnel are considered ole paddle card are oelow.
COM results Care 1: z_p=12: 12: 12: 17X. RX. NEXT. FEXT.): COM = 3.086 48 (paze) Care 2: z_p=30, 30, 12: 30) (TX. RX. NEXT. FEXT.): COM = 2.557. dB (FAIL) OK	
<ul> <li>Simulation results show that the channel including two 11.4 inch traces wit QSFP-DD cable assembly, Case1 can pass and Case2 cannot meet the IB Specification COM requirement for 200GBASE-CR4 based on the default parameters.</li> </ul>	h <b>3m 28AWG</b> EEE802.3cd package S




























































Co Co As	rrect equalization of TX and rrect equalization of TX and sumes Static RX Equalization	RX modeled RX modeled: Assumes no a is a good representation of	daptation in TX f the RX: No adaptati	ion
As Eq	sumes Static RX EQ is a good ualization data is missing	representation of the RX: I	No Adaptation, Requ	ires advanced math capabilities in Simulator
Case	# TX	RX	Statistical	Time Domain
1	Init Model Only	Init Model Only	ОК	Static TX EQ, Static RX EQ
2	Init Model Only	Getwave Model Only	No RX EQ	Static TX EQ, Dynamic RX EQ
3	Init Model Only	Dual Model	ОК	Static TX EQ, Dynamic RX EQ
4	Getwave Model Only	Init Model Only	No TX EQ	Dynamic TX EQ, Static RX EQ
5	Getwave Model Only	Getwave Model Only	No TX or RX EQ	Dynamic TX EQ, Dynamic RX EQ
6	Getwave Model Only	Dual Model	No TX EQ	Dynamic TX EQ, Dynamic RX EQ
7	Dual Model	Init Model Only	ОК	Dynamic TX EQ, Static RX EQ
8	Dual Model	Getwave Model Only	No RX EQ	Dynamic TX EQ, Dynamic RX EQ
9	Dual Model	Dual Model	ОК	Dynamic TX EQ, Dynamic RX EQ







Amplitude Impairment	Physical Cause
Inter-symbol interference (ISI)	Signal distortion (linear and nonlinear)
Crosstalk	Electromagnetic coupling in passive interconnect
Receiver sensitivity	Low signal amplitude causes decision latch to fail clock-data timing
Additive White Gaussian Noise (AWGN)	Shot noise in receiver amplifiers
Clock Impairment	Physical Cause
Random Jitter (RJ)	<ul><li>a. Shot noise in oscillator gain element</li><li>b. Power supply noise modulating gate delays</li></ul>
Duty Cycle Distortion (clock) (DCD)	For half rate clock, duration difference between positive and negative half cycles
Duty Cycle Distortion (data)	Difference between data rise and fall times
Sinusoidal Jitter (SJ)	Clock noise on power supply modulating gate delays

TX FFE	May adapt in time domain, but this is rare
RX CTLE	Linear, time-invariant (LTI)
RX AGC	Adapts in time domain
RX Saturation	Not adaptive, but not time-invariant either
RX DFE	Adapts in time domain
Others	










































































































	SNR=12dB	SNR=13dB	SNR=14dB	SNR=15dB				
	BER <sub>post</sub>							
BER <sub>pre</sub>	3.43e-5	3.97e-6	2.70e-07	9.36e-9				
Random (Pos1/main=0)	3.53e-14	1.30e-21	5.98e-31	1.27e-42				
Pos1/main=0.5	3.82e-14	1.41e-21	6.48e-31	1.70e-42				
Pos1/main=1	5.29e-14	2.06e-21	7.13e-24	2.48e-25				
<ul> <li>The error propagation probability increases while the DFE tap coefficient becoming larger</li> <li>The BER increases with the tap coefficient</li> <li>Larger SNR shows more obvious change as shown by the relatively low BER and the effect of error floor</li> </ul>								













IDIC	IPIC model										
IDIJ											
- generated from AMI generation tools											
	Name ^	Date modified	Туре	Size							
	Jan SRC	8/11/2017 4:23 PM	File folder								
	i build_ami.log	8/11/2017 4:24 PM	LOG File	5 KB							
	🖾 cdns_tx_rx.ibs 🔶	8/11/2017 4:24 PM	IBS File	3 KB							
	🖾 Rx1.ami 🗲	8/11/2017 4:23 PM	AMI File	3 KB							
	🚳 Rx1.dll 🔫	8/11/2017 4:24 PM	Application extension	3,321 KB							
	Rx1.module	8/11/2017 4:23 PM	MODULE File	1 KB							
	Rx1.module.wiz	8/11/2017 4:23 PM	Microsoft Word Wiz	1 KB							
Many Al generati 1. 2.	<ul> <li>Many AMI generation tools will generate an IBIS model along with the AMI models generation:</li> <li>1. Question 1: Can we use this IBIS model? YES</li> <li>2. Question 2: If yes, is there any requirement of the circuit while modeling this circuit in this way?</li> </ul>										
	The circuit should be a <u>RX</u> one composed of <u>linear</u> components.										
3.	Question 3: If my circuit could meet the requirement list above, how to do the modeling?										
	Detailed in the following pages										
3 © 2017 C	adence Design Systems, Inc. All rights reserved.				cādence°						






























































































## Agenda:

- Motivation
- Background
- IBIS-AMI Modeling Flow
- Modeling with Scripts
- Modeling with Spice models
- Summary
- Q&A

## Motivation

- Channel analysis usually requires IBIS-AMI:
  o For internal analysis and/or external model release
- AMI Modeling is technically challenging
  - Requires cross domain expertise
  - Take longer to ramp-up and develop comparing to IBIS
- Can we lower the AMI modeling barriers?
  - Use scripting languages
  - Use existing spice models













## **Modeling with Scripts: Consideration**

- Performance and distribuability:
  - Intepretor performance.
  - Redistributable (license)?
  - Does it require model user to install intrepreter?
- Consider Python! [5]

- SciPy, NumPy etc for numerical analysis.
- Embedded python: a single zip file together with AMI models.
- Performance and extendability.









# Modeling with Spice: Consideration

- Performance and distribuability:
  - Availability of device models?
  - Redistributable (license)?
  - Does model user need specific simulator?
- Consider open source simulator!
  - NgSpice, QUCS etc all supports API/Shared library [6]
  - The AMI model is basically a circuit simulator
    - Implement once, use many times!
  - Performance vs Accuracy













### Agenda

- [External Model]
- AMI equalization adaptation
- Backchannel training
- Applying IBIS-AMI to DDR applications

3 © 2017 Cadence Design Systems, Inc. All rights reserved.

#### Agenda

- [External Model]
- AMI equalization adaptation
- Backchannel training
- Applying IBIS-AMI to DDR applications

4 © 2017 Cadence Design Systems, Inc. All rights reserved.

cādence°

cādence°



























#### Agenda

- [External Model]
- AMI equalization adaptation
- Backchannel training
- Applying IBIS-AMI to DDR applications

18 © 2017 Cadence Design Systems, Inc. All rights reserved

cādence°









#### Summary

- External Model syntax can be very useful for pre-design modeling, when detailed IBIS models are not available, and has had some recent additions in capability
- Building IBIS-AMI models is not the obstacle it used to be
- Adaptive equalization often has interplay between multiple sub-modules in real devices, and therefore also in AMI models
- If adaptive, understand if your EQ coefficients converge during simulation
- Backchannel training enables interplay between the Tx and Rx in simulation, and can produce more realistic results for devices that use backchannel
- Channel simulation and AMI modeling has been successfully applied to DDR4 IP (and more of this is expected with DDR5)

23 © 2017 Cadence Design Systems, Inc. All rights reserved.

cādence°

