### WELCOME FROM MIKE LABONTE, IBIS OPEN FORUM

Ladies and Gentlemen,

As chair of the IBIS Open Forum it is my pleasure to welcome you to the 2017 Asian IBIS Summit in Taipei and to thank you for your presentations and participation. We are grateful to our sponsors IO Methodology, Peace Giant (SPISim), and Synopsys for making this event possible.

Since 1993 IBIS has provided the digital electronics industry with specifications to make signal, timing, and power integrity analyses much easier and faster. With the introduction of IBIS-AMI in 2008, the IBIS community generated new energy for high speed electronic design. IBIS is now known by engineers worldwide and is a required technology for many applications.

Support for IBIS in Asia has been strong, and the IBIS Open Forum looks forward to continued innovation and contributions from technology companies in Asia. Thank you!

Mechad R Laborto

Mike LaBonte SiSoft Chair, IBIS Open Forum

#### WELCOME FROM MIKE LABONTE, IBIS OPEN FORUM

女士們先生們,

作為 IBIS 開放論壇的主席,我很高興地歡迎您參加 2017 年在台北舉辦的亞洲 IBIS 峰會,感謝您的介紹和參與。我們非常感謝我們的讚助商 IO Methodology, Peace Giant (SPISim)和 Synopsys,以使這一事件成為可能。

自 1993 年以來, IBIS 為數字電子行業提供了使信號, 時序和電源完整性分 析更容易和更快速的規範。隨著 IBIS-AMI 在 2008 年的推出, IBIS 社區為高 速電子設計創造了新的能量。 IBIS 現在已被世界各地的工程師所了解, 是許 多應用所需的技術。

IBIS 在亞洲的支持一直很強, IBIS 開放論壇期待著亞洲技術公司的不斷創新和貢獻。

谢谢!

Michael R La Anto

Mike LaBonte (迈克 拉邦地) SiSoft 公司 主席, IBIS 开放论坛

### AGENDA AND ORDER OF THE PRESENTATIONS


### (The actual agenda might be modified)

	IBIS SUMMIT MEETING AGENDA
8:15	SIGN IN - Vendor Tables Open at 8:30
9:00	WELCOME - Mike LaBonte (Chair, IBIS Open Forum) (SiSoft, USA)
9:10	<pre>IBIS Update</pre>
9:45	<pre>IBIS Interconnect Modeling Using IBIS-ISS and Touchstone 14 Michael Mirmak (Intel Corporation, USA) [Presented by Mike LaBonte (SiSoft, USA)]</pre>
10:20	Leveraging IBIS Capabilities for Multi-Gigabit Interfaces 27 Ken Willis (Cadence Design Systems, USA) [Presented by Skipper Liang (Cadence Design Systems, ROC)]
10:50	BREAK (Refreshments and Vendor Tables)
11:10	Comparison of Time Domain and Statistical IBIS-AMI Analyses 39 Mike LaBonte (SiSoft, USA)
12:00	FREE BUFFET LUNCH (Hosted by Sponsors) - Vendor Tables


## AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

13:30	Characterizing and Modeling of a Linear CTE
14:10	Using DATA Files for IBIS-AMI Models
14:40	<pre>IBIS-AMI Modeling Using Scripts and Spice Models 84 Huang, Wei-hsing (SPISim, USA)</pre>
15:10	BREAK (Refreshments and Vendor Tables)
15:30	DISCUSSION
16:20	CONCLUDING ITEMS
16:30	END OF IBIS SUMMIT MEETING

	IBIS Update	
http://www.ibis.org/	Mike LaBonte SiSoft Chair, IBIS Open Forum 2017 Asian IBIS Summit Taipei, ROC November 15, 2017	
	IBIS Update	1












Organization	
Task Groups	
<ul> <li>Interconnect Task Group         <ul> <li>Chair: Michael Mirmak</li> <li><u>http://ibis.org/interconn_wip/</u></li> <li>Develop on-die/package/module/connector interconnect modeling BIRDs</li> </ul> </li> <li>Advanced Technology Modeling Task Group         <ul> <li>Chair: Arpad Muranyi</li> <li><u>http://ibis.org/atm_wip/</u></li> <li>Develop most other technical BIRDs</li> </ul> </li> <li>Quality Task Group         <ul> <li>Chair: Mike LaBonte</li> <li><u>http://ibis.org/quality_wip/</u></li> <li>Oversee IBISCHK parser testing and development</li> </ul> </li> <li>Editorial Task Group         <ul> <li>Chair: Michael Mirmak</li> <li><u>http://ibis.org/editorial_wip/</u></li> <li>Produce IBIS Specification documents</li> </ul> </li> </ul>	
IBIS Update	6








Meeting Date	Milestone
4/21/2017	Vote to establish 7.0 as the next IBIS version passes
5/12/2017	BIRD review and acceptance (10 meetings)
2/16/2018	Vote to approve 7.0 BIRD set is scheduled for next meeting
3/9/2018	7.0 BIRD set accepted. Editorial work begins
3/30/2018	
4/20/2018	
5/11/2018	Editorial announces 7.0 ready. Review period begins
6/1/2018	
6/22/2018	Vote to ratify 7.0 scheduled for next meeting
7/13/2018	7.0 ratified
BIRD = Buffer Issu	e Resolution Document

BIRD	Title		
147.6	Back-channel Support		
158.7	AMI Ts4file Analog Buffer Models		
179	New IBIS-AMI Reserved Parameter Special_Param_Names		
180	Require Unique Pin Names in [Pin]		
182	POWER and GND [Pin] signal_name as [Pin Mapping] bus_label		
183	Model Data] Matrix Subparameter Terminology Correction		
184.2	Model_name and Signal_name Restriction for POWER and GND Pins		
185.2	Section 3 Reserved Word Guideline Update		
186.4	File Naming Rules		
187.3	Format and Usage Out Clarifications		
188.1	Expanded Rx Noise Support for AMI		
189.4	Interconnect Modeling Using IBIS-ISS and Touchstone		
191.2	Clarifying Locations for Si_location and Timing_location		
192.1	Clarification of List Default Rules		









cification Develop	nent
BIRD 188.	1, Expanded Rx Noise Support for AMI
• Bounde	d (uniform) Rx Noise must be
	ed by IBIS-AMI, separately from the
existing	Gaussian random Rx Noise parameter.
_	-
Parameter:	Rx_Noise, Rx_GaussianNoise
Parameter: Required:	<b>Rx_Noise, Rx_GaussianNoise</b> No, and Rx_Noise is illegal before AMI_Version 6.0;
1 0.00000000000000000000000000000000000	
1 0.00000000000000000000000000000000000	No, and Rx_Noise is illegal before AMI_Version 6.0;
Required:	No, and Rx_Noise is illegal before AMI_Version 6.0; No, and Rx_GaussianNoise is illegal before AMI_Version 7.0
Required: Parameter:	No, and Rx_Noise is illegal before AMI_Version 6.0; No, and Rx_GaussianNoise is illegal before AMI_Version 7.0 Rx_UniformNoise
Required: Parameter:	No, and Rx_Noise is illegal before AMI_Version 6.0; No, and Rx_GaussianNoise is illegal before AMI_Version 7.0 Rx_UniformNoise

ecifi	ication Develo			
	BIRD	189.4.	Interc	connect Modeling Using
		,		0 0
		IBL	S-ISS a	nd Touchstone
		101	0.00 0	
[1:	nterconnect M	odel Set]	Full_IS	SS_buf_pad_pin_PDN_4
[I:	nterconnect M	iodel]	Full_IS	SS_pad_pin_IO
	le_IBIS-ISS mber_of_termi	full_pad_p nals = 8	in_io.iss	full_pad_pin_IO_typ
1	Pin_Rail	pin_name	1	VCC_5.0 POWER
	Pin_Rail	pin_name	2	VCC_3.3 POWER
	Pin_I/O	pin_name	3	DATA1 DATA_MODEL
	Pin_Rail	pin_name	4	VSS GND
	Pad_Rail	pad_name	VCC1	VCC_5.0 POWER
	Pad_Rail	pad_name	VCC2	VCC_3.3 POWER
	Pad_I/O	pin_name	3	DATA1 DATA_MODEL
	Pad_Rail	pad_name	VSS1	VSS GND
[E	nd Interconne	ct Model]		
[1:	nterconnect M	iodel]	Full_IS	SS_buf_pad_IO
Fi	le_TS	full_buf_p	ad_io.s8p	full_buf_pad_IO_typ
Nu	mber_of_termi	nals = 8	_	
1	Pad_Rail	pad_name	VCC1	VCC_5.0 POWER
	Pad_Rail	pad_name	VCC2	VCC_3.3_POWER
	Pad_I/O	pin_name	3	DATA1
	Pad_Rail	pad_name	VSS1	VSS GNI
	Buffer_Rail		1	VCC_5.4
	Buffer_Rail		2	VCC_3.1
	Buffer_I/O	pin_name	3	DATA1 4 VSS GND
	Buffer_Rail		4	VSS GNI
[E:	nd Interconne	ct Model]		Buffer Terminals Die Pads Pins
[E:	nd Interconne	ct Model Se	t]	
				IDIC Lindata dC
				IBIS Update 16





# Interconnect Modeling Update Using IBIS-ISS and Touchstone





Michael Mirmak Intel Corporation <u>michael.mirmak@intel.com</u>


> Asian IBIS Summit Taipei, ROC November 15, 2017
























## New Keywords and Subparameters (Limited Discussion Here)


Υ.		,
[Bus Labels]	bus_label	
[Die Supply Pads]	pad_name,	optional bus_label
Interconnect Model]/[E	nd Interconne	ct Model]
<ul> <li>Unused_port_termination</li> </ul>	n <open ref.=""  =""></open>	Unused port ref. Z
– Param		parameter passing
<ul> <li>File_IBIS-ISS</li> </ul>		names IBIS-ISS file
<ul> <li>File_TS, File_TS0</li> </ul>		names Tstone file
<ul> <li>Number_of_terminals=&lt;</li> </ul>	value>	number of terminals
– <terminal lines=""></terminal>		described later
[Interconnect Model Set	t]/[End Interco	nnect Model Set]
[Interconnect Model Se     Set Croup! (New and al		
Set Group] (New and cl	nangeu nom	
Asian IBIS	Summit, November, 20	17 10



















[Die Supply Pads] for pad_names Shown in Example				
<qualifie< th=""><th>Supply Pads] keyword establishes pad_na r_entries&gt; for rails, and associates them w name (and optionally with bus_label entries</th><th>vith</th></qualifie<>	Supply Pads] keyword establishes pad_na r_entries> for rails, and associates them w name (and optionally with bus_label entries	vith		
	<pre>Pads] signal_name bus_label</pre>			
pad_name	VDD			
VDDQ VSSO	VDD VSS			
	Asian IBIS Summit, November, 2017	17		




























## Agenda

- [External Model]
- AMI equalization adaptation
- Backchannel training
- Applying IBIS-AMI to DDR applications

3 © 2017 Cadence Design Systems, Inc. All rights reserved.


## Agenda


- [External Model]
- AMI equalization adaptation
- Backchannel training
- Applying IBIS-AMI to DDR applications


4 © 2017 Cadence Design Systems, Inc. All rights reserved


cādence°


cādence°





































## Agenda


- [External Model]
- AMI equalization adaptation
- Backchannel training
- Applying IBIS-AMI to DDR applications


18 © 2017 Cadence Design Systems, Inc. All rights reserved

cādence°











## Summary


- External Model syntax can be very useful for pre-design modeling, when detailed IBIS models are not available, and has had some recent additions in capability
- Building IBIS-AMI models is not the obstacle it used to be
- Adaptive equalization often has interplay between multiple sub-modules in real devices, and therefore also in AMI models
- If adaptive, understand if your EQ coefficients converge during simulation
- Backchannel training enables interplay between the Tx and Rx in simulation, and can produce more realistic results for devices that use backchannel
- Channel simulation and AMI modeling has been successfully applied to DDR4 IP (and more of this is expected with DDR5)

23 © 2017 Cadence Design Systems, Inc. All rights reserved.


cādence°









	rrect equalization of TX and rrect equalization of TX and		dantation in TX		
	umes Static RX Equalization			ion	
Ass	umes Static RX EQ is a good	representation of the RX: I	No Adaptation, Requ	ires advanced math capabilities in Simulate	or
Equ	alization data is missing				
<u>(       </u>		1			
Case #		RX	Statistical	Time Domain	
1	Init Model Only	Init Model Only	ОК	Static TX EQ, Static RX EQ	
2	Init Model Only	Getwave Model Only	No RX EQ	Static TX EQ, Dynamic RX EQ	
3	Init Model Only	Dual Model	ОК	Static TX EQ, Dynamic RX EQ	
4	Getwave Model Only	Init Model Only	No TX EQ	Dynamic TX EQ, Static RX EQ	
5	Getwave Model Only	Getwave Model Only	No TX or RX EQ	Dynamic TX EQ, Dynamic RX EQ	
6	Getwave Model Only	Dual Model	No TX EQ	Dynamic TX EQ, Dynamic RX EQ	
7	Dual Model	Init Model Only	ОК	Dynamic TX EQ, Static RX EQ	
8	Dual Model	Getwave Model Only	No RX EQ	Dynamic TX EQ, Dynamic RX EQ	
9	Dual Model	Dual Model	ОК	Dynamic TX EQ, Dynamic RX EQ	











	e Modeled
Amplitude Impairment	Physical Cause
Inter-symbol interference (ISI)	Signal distortion (linear and nonlinear)
Crosstalk	Electromagnetic coupling in passive interconnect
Receiver sensitivity	Low signal amplitude causes decision latch to fail clock-data timing
Additive White Gaussian Noise (AWGN)	Shot noise in receiver amplifiers
Clock Impairment	Physical Cause
Random Jitter (RJ)	a. Shot noise in oscillator gain element b. Power supply noise modulating gate delays
Duty Cycle Distortion (clock) (DCD)	For half rate clock, duration difference between positive and negative half cycles
Duty Cycle Distortion (data)	Difference between data rise and fall times
Sinusoidal Jitter (SJ)	Clock noise on power supply modulating gate delays


May adapt in time domain, but this is rare
Linear, time-invariant (LTI)
Adapts in time domain
Not adaptive, but not time-invariant either
Adapts in time domain






































































































9	erated from AMI ge	Date modified	Туре	Size	1
	SRC	8/11/2017 4:23 PM	File folder		
	build_ami.log	8/11/2017 4:24 PM	LOG File	5 KB	
	Construction of the second sec	8/11/2017 4:24 PM	IBS File	3 KB	
	Rx1.ami	8/11/2017 4:23 PM	AMI File	3 KB	
	🚳 Rx1.dl 🚽	8/11/2017 4:24 PM	Application extension	3,321 KB	
	Rx1.module	8/11/2017 4:23 PM	MODULE File	1 KB	
	Rx1.module.wiz	8/11/2017 4:23 PM	Microsoft Word Wiz	1 KB	
	MI generation tools will ger ion:	nerate an IBIS mode	l along with th	ne AMI mo	odels
	ion: Question 1: Can we use t Question 2: If yes, is there	his IBIS model? YE	S		
enerat 1.	ion: Question 1: Can we use t Question 2: If yes, is there circuit in this way?	his IBIS model? YE e any requirement o	S f the circuit w	nile mode	eling this
enerat 1.	ion: Question 1: Can we use t Question 2: If yes, is there	his IBIS model? YE e any requirement o	S f the circuit w	nile mode	eling this
enerat 1. 2.	ion: Question 1: Can we use t Question 2: If yes, is there circuit in this way?	his IBIS model? YE e any requirement o <u>RX</u> one composed	S f the circuit wi of <u>linear</u> con	nile mode nponents	eling this s.
enerat 1. 2.	ion: Question 1: Can we use t Question 2: If yes, is there circuit in this way? The circuit should be a Question 3: If my circuit of	his IBIS model? YE e any requirement o <u>RX</u> one composed could meet the requi	S f the circuit wi of <u>linear</u> con	nile mode nponents	eling this








































































































































## Agenda:

- Motivation
- Background
- IBIS-AMI Modeling Flow
- Modeling with Scripts
- Modeling with Spice models
- Summary
- Q&A


2





## Motivation


3


- Channel analysis usually requires IBIS-AMI:
   o For internal analysis and/or external model release
- AMI Modeling is technically challenging
  - Requires cross domain expertise
  - Take longer to ramp-up and develop comparing to IBIS
- Can we lower the AMI modeling barriers?
  - Use scripting languages
  - Use existing spice models














## **Modeling with Scripts: Consideration**

- Performance and distribuability:
  - Intepretor performance.
  - Redistributable (license)?
  - Does it require model user to install intrepreter?
- Consider Python! [5]

10

- SciPy, NumPy etc for numerical analysis.
- Embedded python: a single zip file together with AMI models.
- Performance and extendability.



