

3D Package Model for Electromagnetic Field Solver used in More High-Speed Channel Simulation

Masaki Kirinaka

mkirinaka@fujitsu.com

FUJITSU INTERCONNECT TECHNOLOGIES LIMITED

Asian Virtual IBIS Summit

Tokyo, JAPAN

November 12, 2021

Agenda




- Background
- Verification of 3D Package model superiority
- Challenges for 3D Package model
- Summary

Background

In Optical Transmission System Board Development






Board configuration



Background

In Optical Transmission System Board Development 25Gbps Line Channel Simulation

1st Simulation Analog Channel Model









- Against expectation, Simulation results were bad.
- Review the Analog Channel Model.
Changed S-parameter extraction method.

Background

In Optical Transmission System Board Development 25Gbps Line Channel Simulation


2nd Simulation Analog Channel Model




- By reviewing the S-parameter extraction method, good simulation results were obtained as expected.

Background

Optical Transmission System Board Configuration



Chip-Package-Board Configuration




- The interconnect structure of the Optical Transmission System Board is like that of Chip, Package, and Board.
- So, it seems that more accurate simulation results can be obtained by extracting the S-parameter with the Package integrated with the Board.
- At that time, the Package requires a model for 3D ELECTROMAGNETIC FIELD SIMULATOR.
- Therefore, we verified the superiority of using a 3D Model for Package by simulating with a simple 3D Model of Package and Board.
- Also, we examined the issues of 3D Models.


Verification of 3D Package model superiority

Simple 3D Model for Verification


Package-only 3D Model



Board-only 3D Model



Integrated Package and Board 3D model



Verification of 3D Package model superiority

Verification Case

- Case2 (More accurate simulation result) vs. Case1 (Simulation result by conventional topology)
- What is the difference between Case1 and Case2?

Case	Analog Channel Model Configuration	Verification Items		
		Insertion Loss Return Loss	Zdiff	Eye Pattern
1	<p>Conventional Simulation Topology</p>	SDD21 SDD11	TDR	5Gbps NRZ
				10Gbps NRZ
				16Gbps NRZ
				28Gbps NRZ
				56Gbps NRZ
				56Gbps PAM4
2	<p>Integrated Package and Board 3D model</p>	SDD21 SDD11	TDR	5Gbps NRZ
				10Gbps NRZ
				16Gbps NRZ
				28Gbps NRZ
				56Gbps NRZ
				56Gbps PAM4

Verification of 3D Package model superiority




Simulation Results


Red: Case1 (Package-only + Board-only)

Blue: Case2 (Integrated Package and Board)


Sdd21



Sdd11



TDR




Data Rate	$f_{Nyquist}$
5Gbps NRZ	2.5GHz
10Gbps NRZ	5GHz
16Gbps NRZ	8GHz
28Gbps NRZ	14GHz
56Gbps NRZ	28GHz
56Gbps PAM4	14GHz

Verification of 3D Package model superiority




Simulation Results [Case1] Package-only + Board-only


5Gbps NRZ




10Gbps NRZ




16Gbps NRZ




28Gbps NRZ









56Gbps NRZ



56Gbps PAM4



[Case2] Integrated Package and Board



Verification of 3D Package model superiority



- Case1 (Package-only + Board-only) has a larger Impedance mismatch than Case2 (Integrated Package and Board) at the connection between the Package and the Board.
- Therefore, Case1 has worse Insertion Loss and Reflection Loss than Case2.
- Also, the higher the Data Rate, the smaller the Eye opening in Case1 than in Case2.
- In the future, when the Data Rate becomes higher ($f_{\text{Nyquist}} \geq 28\text{GHz}$, for example, 112G, 224G), it may be necessary to simulate with the extracted S-parameter by integrated Package and Board in order to improve the analysis accuracy.
- Therefore, it may be necessary to add a standard for 3D Package model to IBIS specification in the future.

Verification of 3D Package model superiority

New Subparameter "FILE_3D" may be needed in the future.




Table 46 – Interconnect Modeling Keywords and Subparameters

Keyword or Subparameter	Notes
[Interconnect Model Set]	
[Manufacturer]	(note 1)
[Description]	(note 1)
[Interconnect Model]	(note 2)
Param	

296

File_3D

Keyword or Subparameter	Notes
File_TS	(note 3)
File_IBIS-ISS	(note 3)
Unused_port_termination	(note 4)
Number_of_terminals	(note 5)
<terminal line>	(note 6)
[End Interconnect Model]	(note 7)
[End Interconnect Model Set]	(note 8)
Notes:	
<ol style="list-style-type: none"> 1) [Manufacturer] and [Description] are each optional keywords within any [Interconnect Model Set]. 2) At least one [Interconnect Model] is required for each [Interconnect Model Set]. 3) One of either the File_TS or File_IBIS-ISS subparameters is required. 	

Challenges for 3D Package model



- Package design and material property values are revealed.
- 3D ELECTROMAGNETIC FIELD SIMULATOR is required.
- The analysis result differs depending on the ELECTROMAGNETIC FIELD SIMULATOR settings (Number of meshes, Analysis frequency range, Boundary conditions, Port settings).
- Simulation time is longer than S-parameter.

etc.

There seems to be many challenges for realization.


Summary

- We investigated the superiority of the 3D Package model.
- At higher data rates (112G, 224G), the 3D Package model helps improve analysis accuracy.
- On the other hand, the 3D Package model has many challenges (standardization and usage).

References



- “IBIS (I/O Buffer Information Specification) Version 7.0”,
IBIS Open Forum 2019
<http://www.ibis.org/ver7.0/>



FUJITSU

shaping tomorrow with you