[IBIS-Users] 'in' pin in output buffers

Hi All,
I have an output model that does not have an input pin in the [pin]
description, only the 'out' pin along with vdd and gnd.

How do the simulators handle this? Specifically, HSPICE.

Can I simulate a buffer circuit using this model?

Thanks and Regards,

Ambrish K Varma
akvarma@ncsu.edu
North Carolina State University
ph(919)513-2015, fax(919)515-2285

|------------------------------------------------------------------
|For help or to subscribe/unsubscribe, email majordomo@eda.org
|with just the appropriate command message(s) in the body:
|
| help
| subscribe ibis <optional e-mail address, if different>
| subscribe ibis-users <optional e-mail address, if different>
| unsubscribe ibis <optional e-mail address, if different>
| unsubscribe ibis-users <optional e-mail address, if different>
|
|or email a written request to ibis-request@eda.org.
|
|IBIS reflector archives exist under:
|
| http://www.eda.org/pub/ibis/email_archive/ Recent
| http://www.eda.org/pub/ibis/users_archive/ Recent
| http://www.eda.org/pub/ibis/email/ E-mail since 1993
Received on Wed Aug 18 16:03:40 2004