/ Vant!

# Chapter 7 Using IBIS Models

The Input/Output Buffer Information Specification (IBIS) is being developed by the IBIS Open Forum, which is affiliated with the Electronic Industries Alliance (EIA). IBIS specifies a standard form for presentation of information in ASCII format in special files. This information describes behavior of various I/O buffers that send electrical signals outside the silicon chip or receive such signals. The type of information includes output I-V curves for output buffers in LOW and HIGH states, V(t) curves describing the exact form of transitions from LOW to HIGH states and from HIGH to LOW states for a given load, values for die capacitance, electrical parameters of the packages, and so on. The IBIS standard specifies only the "form" of information, and does not specify how the information should be processed or used by the simulator.

However, the IBIS standard contains a section devoted to recommendations on how information should be derived through the simulation or from the silicon measurement. In addition, the IBIS Open Forum has sponsored development of a parser for IBIS files—called the golden parser. The golden parser is freely available as an executable and should be used for verification of IBIS files. The golden parser is incorporated into Avant! in-circuit simulators. When the golden parser processes an IBIS file, it produces warnings and/or error messages which by default appear in the Hspice output.

The I/O buffer element type is called *buffer*. The name of this element starts with the letter *b*. Using buffers is similar to using other simulation elements, such as transistors: give a name to the buffer, specify a list of nodes that are used to connect the buffer to the rest of the circuit, and specify parameters. Only parameters that specify a model for the buffer (file name and model name) are required.

Two significant differences from the use of other elements are:

- 1. The number of external nodes is variable depending on the buffer type and can be from 4 to 8; and
- 2. Nodes that are suppose to connect to power/ground rails must not be connected in the netlist, because simulation does this connection by default.

This chapter is not intended to introduce the IBIS standard, because it is a large document; familiarity with the standard is assumed. A significant amount of information is available on the Internet, and appropriate links to other sites are listed in "References" on page 7-56.

Three types of analysis are supported for input/output buffers:

- DC analysis
- Transient analysis
- AC analysis

This chapter covers the following topics:

- IBIS Conventions
- Buffers
- Specifying Common Keywords
- Differential Pins
- Scaling Buffer Strength
- Example
- Using the IBIS Buffer Component
- Additional Notes
- Warning and Error Messages
- References

**IBIS** Conventions

Using IBIS Models

## **IBIS Conventions**

The general syntax of an element card for I/O buffers is:


## General Form:

```
bname node_1 node_2 ... node_N
+ keyword_1=value_1 ... [keyword_M=value_M]
```

where:

bname	Buffer element name. Must begin with B, which can be followed by up to 1023 alphanumeric characters.
node_1 node_2 node_N	List of I/O buffer external nodes. The number of nodes and corresponding rules are specific to different buffer types (see later sections in this chapter).
keyword_i=value_i	Assigns value, <i>value_i</i> , to the keyword, <i>keyword_i</i> . Optional keywords are given in square brackets (see " <i>Specifying Common</i> <i>Keywords</i> " <i>on page</i> 7-27 for more information).

### Figure 7-1: Circuit Diagram for Package



The *gnd* node on the circuit diagram for buffers denotes the ideal SPICE ground node (the notation *node* 0 [zero] is also used). This node is always available in the simulation device models. Do not include this node in the node list on the buffer card. If the *gnd* node appears on a circuit diagram, simulation makes the node connection to the ideal ground. Node *gnd* is used on circuit diagrams to explain the connection of individual parts inside buffers.

In some cases, buffer nodes have different rules than nodes for other elements. Some nodes may already be connected to voltage sources (simulation makes such connections) so it is incorrect to connect a voltage source to such nodes. Conversely, some nodes should be connected to voltage sources and it is incorrect not to connect voltage sources to these nodes.

**Note:** See "Specifying Common Keywords" on page 7-27, and the sections about individual buffer types, for detailed explanations of how to use these nodes.

Buffers correspond to models in IBIS files and do not include packages. At this time, corresponding packages should be added manually. For example, if *node\_out* and *node\_pin* are nodes for output of the output buffer and corresponding pin, then add the following lines to the netlist:

R\_pkg node\_out node\_pkg R\_pkg\_value L\_pkg node\_pkg node\_pin L\_pkg\_value C\_pkg node\_pin gnd C\_pkgvalue

where values for *R\_pkg*, *L\_pkg*, and *C\_pkg* are taken from the IBIS file (see Figure 7-1 on page 7-3 for the circuit diagram).

## Terminology

The following are definitions of terms used frequently in this chapter:

card, buffer card	Used to denote a line(s) from the netlist that specifies the buffer name (should begin with the letter b), a list of external nodes, required keyword, and optional keywords.
buffer, I/O buffer, input/output buffer	One of 14 IBIS models as specified in the standard, version 3.2, and implemented in the Avant! simulation device models.
RWF, FWF	Rising waveform, falling waveform
I/O	Input/Output
I/V curve	Current-voltage curve
PU, PD	Pullup, pulldown
PC, GC	Power clamp, ground clamp

## **Limitations and Restrictions**

The series, series switch, and terminator buffers are not implemented.

You can simulate the terminator by using other existing elements: resistors, capacitors, and voltage dependent current sources.

### Buffers

## **Buffers**

This section describes the buffers as implemented in Avant! simulation device models. Please refer to "Specifying Common Keywords" on page 7-27 for details on using keywords shown in the syntax examples in the following sections.

## **Input Buffer**

The syntax of an input buffer element card is:

```
B_INPUT nd_pc nd_gc nd_in nd_out_of_in
+ file='filename' model='model_name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={1|input}]
+ [interpol={1|2}]
+ [nowarn]
+ [c_com_pc=c_com_pc_value]
+ [c_com_gc=c_com_gc_value]
+ [pc_scal=pc_scal_value]
+ [gc_scal=gc_scal_value]
```

where the total number of external nodes is equal to 4.

If keyword *power=on* (default) is specified, nodes *nd\_pc* and *nd\_gc* are connected to voltage sources with values taken from the IBIS file. You should not connect these nodes to voltage sources. However, names for these nodes should be provided, so you can print out the voltage values if required. For example:

```
.PRINT V(nd_pc) V(nd_gc)
```

If you specify the *power=off* keyword, simulation does not connect these nodes to voltage sources. You should connect the nodes to voltage sources either directly or through an RLC network, or a transmission line.

There are no special rules for *node\_in* and *node\_in* can connect to I, E, F, G, and H elements. The buffer measures and processes the voltage on this node and sends a response to node *nd\_out\_of\_in*. The node *nd\_out\_of\_in* is connected to the voltage source as shown in Figure 7-2. It is an error to connect this node to a voltage source. If *power=off*, nodes *nd\_pc*, *nd\_gc* can be connected to the ground is the intention is to specify voltage zero on these nodes.




Figure 7-2: Input Buffer

 $V_out_of_in$  is a digital signal that assumes values of either 0 or 1 depending on the voltages  $V_in$ , Vinh, Vinl, and Polarity. Simulation processes  $V_out_of_in$  according to the following rules.

If:

Polarity=Non- Inverting	Initially <i>V_out_of_in</i> is set to 0 if V_in < (Vinh+Vinl)/2 and to 1 in the opposite case.
and if V_out_of_in=1	then it goes to 0 only if V_in < Vinl
and if V_out_of_in=0	then it goes to 1 only if V_in>Vinh
Polarity=Inverting	Initially <i>V_out_of_in</i> is set to 0 if V_in > (Vinh+Vinl)/2 and to 1 in the opposite case
and if V_out_of_in=1	then it goes to 0 only if V_in > Vinh
and if V_out_of_in=0	then it goes to 1 only if V_in <vinl< td=""></vinl<>

Figure 7-2 on page 7-7 shows a single circuit specified on a single element card.  $V_{out_of_in}$  is a voltage source whose value is a function of  $V_{in}$  (as well as of thresholds Vinl, Vinh, and parameter Polarity). It can be used to drive other circuits.

If pc\_scal or gc\_scal arguments exist and pc\_scal\_value or gc\_scal\_value do not equal 1.0, then PC or GC iv curve will be adjusted using the pc\_scal\_value or gc\_scal\_value.

## **Output Buffer**

The syntax for an output buffer element card is:

```
B_OUTPUT nd_pu nd_pd nd_out nd_in [nd_pc nd_gc]
+ file='file_name' model='model_name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={2|output}]
+ [xv_pu=state_pu] [xv_pd=state_pd]
+ [interpol={1|2}]
+ [ramp_fwf={0|1|2}] [ramp_rwf={0|1|2}]
+ [fwf_tune=fwf_tune_value] [rwf_tune=rwf_tune_value]
+ [nowarn]
+ [c_com_pu=c_com_pu_value]
+ [c_com_pd=c_com_pd_value]
```

#### Output Buffer

### Using IBIS Models

- + [c\_com\_pc=c\_com\_pc\_value]
- + [c\_com\_gc=c\_com\_gc\_value]
- + [pu\_scal=pu\_scal\_value]
- + [pd\_scal=pd\_scal\_value]
- + [pc\_scal=pc\_scal\_value]
- + [gc\_scal=gc\_scal\_value]
- + [rwf\_scal=rwf\_scal\_value]
- + [fwf\_scal=fwf\_scal\_value]
- + [spu\_scal=spu\_scal\_value]
  + [spd scal=spd scal value]

The *nd\_pc* and *nd\_gc* nodes are optional. However, either both or none can be specified. The total number of external nodes is either 4 or 6, any other number is an error. If you do not specify the *nd\_pc* and *nd\_gc* nodes on the element card, but Power\_Clamp and/or Ground\_Clamp I-V curves are present in the model in question, then the simulator simply connects Power\_Clamp and/or Ground\_Clamp to the corresponding nd\_pu (pullup) and/or nd\_pd (pulldown).

However, the optional nodes *nd\_pc* and *nd\_gc* are needed if:

- IBIS keywords *POWER Clamp Reference* and *GND Clamp Reference* are present in the IBIS model and have different values than the IBIS keywords *Pullup Reference* and *Pulldown Reference*, or
- IBIS keywords *Pullup Reference* and *Pulldown Reference* do not exist and *POWER Clamp Reference* and *GND Clamp Reference* have different values than those determined by the *Voltage Range* IBIS keyword.

If optional nodes *nd\_pc* and *nd\_gc* are needed, but omitted from the element card, simulation issues a warning and connects *nd\_pc* to *nd\_pu* and *nd\_gc* to *nd\_pd*.




Figure 7-3: Output Buffer

If keyword *power=on* (default) is specified, nodes *nd\_pu*, *nd\_pd*, and if specified, *nd\_pc* and *nd\_gc*, are connected to voltage sources with values taken from the IBIS file. You should not connect these nodes to voltage sources. However, names for these nodes should be provided, so you can print out the voltage values if required. For example:

.PRINT V(nd\_pu) V(nd\_pd)

If you specify the *power=off* keyword, simulation does not connect these nodes to voltage sources. You should connect the nodes to voltage sources either directly or through an RLC network or a transmission line.

There are no special rules for node *nd\_out*. The voltage on this node is controlled by the digital signal on the node *nd\_in*. Now any voltage source, current source, voltage controlled voltage source, voltage controlled current source, current controlled voltage source, or current controlled current source can be connected to the nd\_in as shown in the following example:

V\_in nd\_in gnd 0V pulse( 0V 1V 1n 0.1n 0.1n 7.5n 15n )]

If *power=off*, nodes *nd\_pu*, *nd\_pd*, *nd\_pc*, *nd\_gc* can be connected to the ground if the intention is to have zero voltage on these nodes.

True-Hspice Device Models Reference Manual, Release 2001.4, revision A

7-10

If:

*V\_in* is a controlling signal representing a digital signal with values 0 and 1. However, simulation can use any signal and process, according to the following rules:

Polarity=Non- Inverting	At t=0 for transient analysis (or for DC analysis), the buffer goes to HIGH state if V_in > 0.5 and to LOW in the opposite case.
	Next, if the buffer is in HIGH state, it will go to LOW state if V_in < 0.2. If the buffer is in LOW state, it will go to HIGH state if V_in > 0.8.
Polarity=Inverting	At t=0 for transient analysis (or for DC analysis), the buffer goes to HIGH state if V_in < 0.5 and to LOW in the opposite case.
	Next, if the buffer is in HIGH state, it will go to LOW state if $V_{in} > 0.8$ . If the buffer is in LOW state, it will go to HIGH state if $V_{in} < 0.2$ .

If pc\_scal (or gc\_scal, pu\_scal, pd\_scal) argument exists and pc\_scal\_value (or gc\_scal\_value, pu\_scal\_value, pd\_scal\_value) does not equal to 1.0, the PC (or GC, PU, PD) iv curve will be adjusted using the pc\_scal\_value (or gc\_scal\_value, pu\_scal\_value, pd\_scal\_value).

If rwf\_scal (or fwf\_scal) argument exists and rwf\_scal\_value (or fwf\_scal\_value) does not equal to 1.0, rising and falling vt curves will be adjusted using rwf\_scal\_value (or fwf\_scal\_value).

If spu\_scal (or spd\_scal) argument exists and spu\_scal\_value (or spd\_scal\_value) does not equal to 0.0, but at the same time power is equal to off and (spu\_scal\_value-spd\_scal\_value) does not equal to the corresponding value in the .ibs file, then the iv curves of PU (or PD) will be adjusted using spu\_scal\_value (or spd\_scal\_value).

Tristate Buffer

## **Tristate Buffer**

The syntax for a tristate buffer element card is:

```
B 3STATE nd pu nd pd nd out nd in nd en [nd pc nd gc]
+ file='file_name' model='model_name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={4|three state}]
+ [xv pu=state pu] [xv pd=state pd]
+ [interpol={1|2}]
+ [ramp fwf=\{0|1|2\}] [ramp rwf=\{0|1|2\}]
+ [fwf tune=fwf tune value] [rwf tune=rwf tune value]
+ [nowarn]
+ [c com pu=c com pu value]
+ [c com pd=c com pd value]
+ [c com pc=c com pc value]
+ [c com gc=c com gc value]
+ [pu scal=pu scal value]
+ [pd scal=pd scal value]
+ [pc_scal=pc_scal_value]
+ [gc scal=gc scal value]
+ [rwf scal=rwf scal value]
+ [fwf scal=fwf scal value]
+ [spu scal=spu scal value]
+ [spd scal=spd scal value]
```

The *nd\_pc* and *nd\_gc* nodes are optional. However, either both or none can be specified. The total number of external nodes is either 5 or 7; any other number is an error. If nodes *nd\_pc* and *nd\_gc* are not given on the element card but Power\_Clamp and/or Ground\_Clamp I-V curves are present in the model in question, then the simulator will simply add Power\_Clamp and/or Ground\_Clamp I-V curves data to corresponding Pull\_Up and/or Pull\_Down I-V curves data.

However, the optional nodes *nd\_pc* and *nd\_gc* are needed if:

- IBIS keywords *POWER Clamp Reference* and *GND Clamp Reference* are present in the IBIS model and have different values than the IBIS keywords *Pullup Reference* and *Pulldown Reference*, or
- IBIS keywords *Pullup Reference* and *Pulldown Reference* do not exist and *POWER Clamp Reference* and *GND Clamp Reference* have different values than those determined by the *Voltage Range* IBIS keyword.

If optional nodes  $nd_pc$  and  $nd_gc$  are needed, but omitted from the element card, simulation issues a warning and connects  $nd_pc$  to  $nd_pu$  and  $nd_gc$  to  $nd_pd$ .




Figure 7-4: Tristate Buffer

If you specify the *power=on* (default) keyword, then the *nd\_pu*, *nd\_pd* nodes, and if specified, *nd\_pc* and *nd\_gc*, are connected to voltage sources with values taken from the IBIS file. You should not connect these nodes to voltage sources.

However, names for these nodes should be provided in the netlist, so you can print out the voltage values if required. For example:

.PRINT V(nd\_pu) V(nd\_pd)

If you specify the *power=off* keyword, simulation does not connect these nodes to voltage sources. You should connect the nodes to voltage sources either directly or through an RLC network, or a transmission line.

There are no special rules for *nd\_out*. The voltage on this node is controlled by the digital signal on the nodes *nd\_in*, *nd\_en*. Voltage sources must be connected to the nodes *nd\_in*, *nd\_en* as shown in the following example:

V\_in nd\_in gnd OV pulse( OV 1V 1n 0.1n 0.1n 7.5n 15n ) V en nd en gnd OV pulse( OV 1V 3n 0.1n 0.1n 7.5n 15n ) ].

True-Hspice Device Models Reference Manual, Release 2001.4, revision A

7-13

#### Tristate Buffer

Using IBIS Models

The *nd\_pu*, *nd\_pd*, *nd\_pc*, and *nd\_gc nodes* can be connected to the ground if the intention is to have zero voltage on these nodes. Nodes *nd\_in*, *nd\_en* can not be connected to the ground.

*V\_in* and *V\_en* are controlling signals representing digital signals with values 0 and 1. Simulation can use any signal and process according to the following rules:

The enable signal, <i>V_en</i> , supersedes the input signal, <i>V_in</i> .	
If:	

ENABLE = Active-High	At t=0 for transient analysis (or for DC analysis), the buffer goes to the ENABLE state if $V_{en} > 0.5$ and to DISABLE in the opposite case.
ENABLE = Active-Low	At t=0 for transient analysis (or for DC analysis), the buffer goes to ENABLE state if $V_{en} < 0.5$ and to DISABLE in the opposite case.
The buffer is in ENABLE state	Begins transition to DISABLE state if V_en $< 0.2$ (where Enable = Active-High) and if V_en $> 0.8$ (where Enable = Active-Low).
The buffer is in DISABLE state or in the process of transition from ENABLE state to DISABLE state	Begins transition to ENABLE state if $V_{en} > 0.8$ (where Enable = Active-High) and if $V_{en} < 0.2$ (where Enable = Active-Low).
The buffer is in ENABLE state	Response to the input signal, <i>V_in</i> , is the same as the output buffer.
Polarity=Non-Inverting	At t=0 for transient analysis (or for DC analysis), the buffer goes to HIGH state if $V_{in} > 0.5$ and to LOW in the opposite case.
	Next, if the buffer is in HIGH state, it will go to LOW state if V_in < 0.2. If the buffer is in LOW state, it will go to HIGH state if V_in > 0.8.
Polarity=Inverting	At t=0 for transient analysis (or for DC analysis), the buffer goes to HIGH state if $V_{in} < 0.5$ and to LOW in the opposite case.
	Next, if the buffer is in HIGH state, it will go to LOW state if $V_{in} > 0.8$ . If the buffer is in LOW state, it will go to HIGH state if $V_{in} < 0.2$ .

7-15

**Note:** After the buffer begins a transition from ENABLE state to DISABLE state, all memory about previous HIGH/LOW states is lost. If the buffer later goes to the ENABLE state, it compares the controlling signal, V\_in, against the threshold 0.5 to decide whether to go to HIGH state or LOW state similar to the time moment t=0, rather than against the thresholds 0.2 and 0.8.

## **Input/Output Buffer**

The syntax of an input/output buffer element card is:

```
B_IO nd_pu nd_pd nd_out nd_in nd_en V_out_of_in [nd_pc nd_gc]
+ file='file name' model='model name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={3|input output}]
+ [xv pu=state pu] [xv pd=state pd]
+ [interpol={1|2}]
+ [ramp_fwf={0|1|2}] [ramp_rwf={0|1|2}]
+ [fwf_tune=fwf_tune_value] [rwf_tune=rwf_tune_value]
+ [nowarn]
+ [c com pu=c com pu value]
+ [c com pd=c com pd value]
+ [c_com_pc=c_com pc value]
+ [c com qc=c com qc value]
+ [pu scal=pu scal value]
+ [pd_scal=pd_scal_value]
+ [pc scal=pc scal value]
+ [gc scal=gc scal value]
+ [rwf scal=rwf scal value]
+ [fwf_scal=fwf_scal_value]
+ [spu scal=spu scal value]
+ [spd scal=spd scal value]
```

Using IBIS Models

The *nd\_pc* and *nd\_gc* nodes are optional. However, either both or none can be specified. The total number of external nodes is either 6 or 8; any other number is an error. If nodes *nd\_pc* and *nd\_gc* are not given on the element card but Power\_Clamp and/or Ground\_Clamp I-V curves are present in the model in question, then the simulator will simply add Power\_Clamp and/or Ground\_Clamp I-V curves data to corresponding Pull\_Up and/or Pull\_Down I-V curves data.

However, the optional nodes *nd\_pc* and *nd\_gc* are needed if:

- IBIS keywords *POWER Clamp Reference* and *GND Clamp Reference* are present in the IBIS model and have different values than the IBIS keywords *Pullup Reference* and *Pulldown Reference*, or
- IBIS keywords *Pullup Reference* and *Pulldown Reference* do not exist and *POWER Clamp Reference* and *GND Clamp Reference* have different values than those determined by the *Voltage Range* IBIS keyword.

If you need the  $nd_pc$  and  $nd_gc$  optional nodes, but you omitted them from the element card, simulation issues a warning and connects  $nd_pc$  to  $nd_pu$  and  $nd_gc$  to  $nd_pd$ .




Figure 7-5: Input-Output Buffer

If you specify the *power=on* (default) keyword, then the *nd\_pu* and *nd\_pd* nodes, and if specified, *nd\_pc* and *nd\_gc*, are connected to voltage sources with values taken from the IBIS file. You should not connect these nodes to voltage sources. However, names for these nodes should be provided in the netlist, so you can print out the voltage values if required. For example:

.PRINT V(nd\_pu) V(nd\_pd)

Input/Output Buffer

#### Using IBIS Models

If you specify the *power=off* keyword, simulation does not connect these nodes to voltage sources. You should connect the nodes to voltage sources either directly or through an RLC network or a transmission line.

There are no special rules for node *nd\_out*. The voltage on this node is controlled by the digital signal on the nodes *nd\_in*, *nd\_en*. Voltage sources must be connected to the nodes *nd\_in*, *nd\_en* as shown in the following example:

V\_in nd\_in gnd 0V pulse (0V 1V 1n 0.1n 0.1n 7.5n 15n) V\_en nd\_en gnd 0V pulse (0V 1V 3n 0.1n 0.1n 7.5n 15n).

The *nd\_pu*, *nd\_pd*, *nd\_pc*, and *nd\_gc nodes* can be connected to the ground if the intention is to have zero voltage on these nodes.

The *nd\_out\_of\_in* node is connected to a voltage source (see Figure ). It is an error to connect this node to a voltage source or the ground.

The input-output buffer is a combination of the tristate buffer and the input buffer. See "Input Buffer" on page 7-6 and "Tristate Buffer" on page 7-12 for more information.

The input-output buffer can function as an input buffer. In this case, the resultant digital signal  $V_{out_of_in}$  on the node  $nd_out_of_in$  is controlled by the voltage  $V_out$  on the node  $nd_out$ .

For the input buffer, this controlling voltage is called *V\_in* and any corresponding node is *nd\_in*.

The input-output buffer uses *V\_in, nd\_in* notations to denote the controlling voltage and controlling input node for the output part of the buffer.

If the input-output buffer is not in the DISABLE state (this includes ENABLE state and transitions to ENABLE->DISABLE and DISABLE->ENABLE), then it functions as a tristate buffer. If input-output buffer is in the DISABLE state, it functions as an input buffer.

However, there is a difference in the digital output of the input part of the buffer (voltage  $V_{out}_{of}_{in}$ ). Because  $V_{out}_{of}_{in}$  is not always defined (e.g. the buffer is in ENABLE state, or Vinl < V\_out < Vinh at the time moment, when the transition to DISABLE state is completed) and because we want to preserve logical LEVELs 0 and 1 for LOW and HIGH states,  $V_{out}_{of}_{in}$  takes the value 0.5 when it is undefined.

Using IBIS Models

Figure 7-5 on page 7-18 shows a single circuit specified on a single element card. The  $V_out_of_in$  is a voltage source whose value is a function of  $V_out$  (as well as of thresholds Vinl, Vinh and parameter Polarity). It can be used to drive other circuits.

## **Open Drain, Open Sink, Open Source Buffers**

Open drain and open sink buffers do not have pullup circuitry. Open source buffers do not have pulldown circuitry. However, the element cards for these three buffers coincide with the element card for the output buffer. Accordingly, you should always specify names for pullup and pulldown nodes, *nd\_pu* and *nd\_pd*, even if the buffer does not have pullup or pulldown circuitry.

All rules given in "Output Buffer" on page 7-8 apply to open drain, open sink, and open source buffers with the following exceptions:

- Because open drain and open sink buffers do not have pullup circuitry, the option xv\_pu=nd\_state\_pu should not be specified.
- Similarly, because open source buffers do not have pulldown circuitry, the option *xv\_pd=nd\_state\_pd* should not be specified.

## I/O Open Drain, I/O Open Sink, I/O Open Source Buffers

I/O open drain and I/O open sink buffers do not have pullup circuitry. I/O open source buffers do not have pulldown circuitry. However, the element cards for these three buffers coincide with the element card for the input-output buffer. Accordingly, you should always specify names for pullup and pulldown nodes, *nd\_pu* and *nd\_pd*, even if the buffer does not have pullup or pulldown circuitry.

All rules given in "Input/Output Buffer" on page 7-16 are applicable to I/O open drain, I/O open sink, and I/O open source buffers with the following exceptions:

- Because I/O open drain and I/O open sink buffers do not have pullup circuitry, the option *xv\_pu=nd\_state\_pu* should not be specified.
- Similarly, because I/O open source buffers do not have pulldown circuitry, the option *xv\_pd=nd\_state\_pd* should not be specified.

Input ECL Buffer

Using IBIS Models

## Input ECL Buffer

The syntax of the input ECL buffer element card is:

B\_INPUT\_ECL nd\_pc nd\_gc nd\_in nd\_out\_of\_in
+ file='file\_name' model='model\_name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={11|input\_ecl}]
+ [interpol={1|2}]
+ [nowarn]
+ [c\_com\_pc=c\_com\_pc\_value]
+ [c\_com\_gc=c\_com\_gc\_value]
+ [pc\_scal=pc\_scal\_value]
+ [gc\_scal=gc\_scal\_value]

The input ECL buffer is similar to the input buffer. The only difference is in default values for *Vinl* and *Vinh*.




Figure 7-6: Input ECL Buffer

7-21

Output ECL Buffer

## **Output ECL Buffer**

The syntax of the output ECL buffer element card is:

```
B OUTPUT ECL nd pu nd out nd in [nd pc nd gc]
+ file='file_name' model='model_name'
+ [typ={typ|min|max|fast|slow}] [power={on|off}]
+ [buffer={12|output ecl}]
+ [xv pu=state pu] [xv pd=state pd]
+ [interpol={1|2}]
+ [ramp fwf=\{0|1|2\}] [ramp rwf=\{0|1|2\}]
+ [fwf tune=fwf tune value] [rwf tune=rwf tune value]
+ [nowarn]
+ [c com pu=c com pu value]
+ [c com pc=c com pc value]
+ [c com gc=c com gc value]
+ [pu scal=pu scal value]
+ [pd scal=pd scal value]
+ [pc scal=pc scal value]
+ [gc_scal=gc_scal_value]
+ [rwf scal=rwf scal value]
+ [fwf scal=fwf scal value]
+ [spu scal=spu scal value]
+ [spd scal=spd scal value]
```

Nodes *nd\_pc* and *nd\_gc* are optional. However, either both or none can be specified. The total number of external nodes is either 3 or 5, any other number is an error. The output ECL buffer does not have a pulldown node. The pulldown table in the IBIS file is referenced in respect to pullup voltage.

If nodes  $nd_pc$  and  $nd_gc$  are not given on the element card but Power\_Clamp and/or Ground\_Clamp I-V curves are present in the model in question, then the simulator will issue an error message (this simulator behavior is different from that for the output buffer).

In other respects, the output ECL buffer is similar to the output buffer. For more information, see "Output Buffer" on page 7-8.

Tristate ECL Buffer




Figure 7-7: Output ECL Buffer

### **Tristate ECL Buffer**

The syntax for the tristate ECL buffer element card is:

B 3STATE ECL nd\_pu nd\_out nd\_in nd\_en [nd\_pc nd\_gc] + file='file\_name' model='model\_name' + [typ={typ|min|max|fast|slow}] [power={on|off}] + [buffer={14|three state ecl}] + [xv pu=state pu] [xv pd=state pd] + [interpol={1|2}] +  $[ramp fwf=\{0|1|2\}]$   $[ramp rwf=\{0|1|2\}]$ + [fwf\_tune=fwf\_tune\_value] [rwf\_tune=rwf\_tune\_value] + [nowarn] + [c\_com\_pu=c\_com\_pu\_value] + [c com pc=c com pc value] + [c com gc=c com gc value] + [pu scal=pu scal value] + [pd scal=pd scal value] + [pc\_scal=pc\_scal\_value] + [gc\_scal=gc\_scal\_value] + [rwf\_scal=rwf\_scal\_value] + [fwf scal=fwf scal value]

- + [spu\_scal=spu\_scal\_value]
- + [spd\_scal=spd\_scal\_value]

7-23

The *nd\_pc* and *nd\_gc* nodes are optional. However, either both or none can be specified. The total number of external nodes is either 4 or 6, any other number is an error. The tristate ECL buffer does not have a pulldown node. The pulldown table in the IBIS file is referenced in respect to pullup voltage.

If nodes *nd\_pc* and *nd\_gc* are not given on the element card but Power\_Clamp and/or Ground\_Clamp I-V curves are present in the model in question, then the simulator will issue an error message (this simulator behavior is different from that for the tristate buffer).

In other respects, the tristate ECL buffer is similar to the tristate buffer. See "Tristate Buffer" on page 7-12 for more information.




Figure 7-8: Tristate ECL Buffer

Input-Output ECL Buffer

## Input-Output ECL Buffer


The syntax for the input-output ECL buffer element card is:


B IO ECL nd pu nd out nd in nd en nd out of in [nd pc nd gc] + file='file\_name' model='model name' + [typ={typ|min|max|fast|slow}] [power={on|off}] + [buffer={13|io ecl}] + [xv pu=state pu] [xv pd=state pd] + [interpol={1|2}] + [ramp fwf= $\{0|1|2\}$ ] [ramp rwf= $\{0|1|2\}$ ] + [fwf tune=fwf tune value] [rwf tune=rwf tune value] + [nowarn] + [c com pu=c com pu value] + [c com pc=c com pc value] + [c com gc=c com gc value] + [pu scal=pu scal value] + [pd scal=pd scal value] + [pc scal=pc scal value] + [gc scal=gc scal value] + [rwf\_scal=rwf\_scal\_value] + [fwf scal=fwf scal value] + [spu scal=spu scal value] + [spd scal=spd scal value]

Nodes *nd\_pc* and *nd\_gc* are optional. However, either both or none can be specified. The total number of external nodes is either 5 or 7, any other number is an error. The tristate ECL buffer does not have a pulldown node. The pulldown table in the IBIS file is referenced in respect to pullup voltage.

If nodes *nd\_pc* and *nd\_gc* are not given on the element card but Power\_Clamp and/or Ground\_Clamp I-V curves are present in the model in question, then the simulator will issue an error message (this simulator behavior is different from that for Input-Output buffer).

In other respects, the input-output ECL buffer is similar to the input-output buffer. See "Input/Output Buffer" on page 7-16 for more information.





## **Specifying Common Keywords**

### **Required Keywords**

### file='file\_name'

Identifies the IBIS file. *file\_name* must be lower case and specify either the absolute path for the file or the relative path in respect to the directory from which you run the simulator.

### Example

```
file = '.ibis/at16245.ibs'
file = '/home/oneuser/ibis/models/abc.ibs'
```

### model='model\_name'

Identifies the model for a buffer from the IBIS file, specified with keyword file='...'. The keyword *model\_name* is case sensitive and must match one of the models from the IBIS file.

### Example

model = 'ABC\_1234\_out'
model = 'abc 1234 IN'

### **Optional Keywords**

All other keywords are optional; if not used, default values will be selected. Optional keywords are enclosed in square brackets [] in the buffer cards.

The notation keyword= $\{val_1|val_2|...|val_n\}$  is used to denote that the keyword takes a value from the set *val\_1*, *val\_2*, ..., *val\_n*. The order of the keywords is not important.

### buffer= {Buffer\_Number | Buffer\_Type}

Where *buffer\_number* is an integer from the range  $1 \le N \le 17$ . Each buffer has an assigned number as follows:

Buffer Type	Buffer Number	Number of nodes (nominal or min/max)	Notes
INPUT	1	4	
OUTPUT	2	4/6	
INPUT_OUTPUT	3	6/8	
THREE_STATE	4	5/7	
OPEN_DRAIN	5	4/6	
IO_OPEN_DRAIN	6	6/8	
OPEN_SINK	7	4/6	
IO_OPEN_SINK	8	6/8	
OPEN_SOURCE	9	4/6	
IO_OPEN_SOUR CE	10	6/8	
INPUT_ECL	11	4	
OUTPUT_ECL	12	3/5	
IO_ECL	13	5/7	
THREE_STATE_E CL	14	4/6	was 17
SERIES	15	not implemented	
SERIES_SWITCH	16	not implemented	
TERMINATOR	17	not implemented	was 14

Using IBIS Models

The value of *buffer\_number* and *buffer\_type* should match the buffer type specified by keyword *model='...'*. The keyword *buffer= {Buffer\_Number | Buffer\_Type}* provides an extra check for the input netlist. If the keyword is omitted, this checking is not performed.

### typ={typ|min|max|fast|slow}

If the value of the buffer parameter typ is either typ, or min, or max, then this value signifies the column in the IBIS file from which the data are used for the current simulation. The default is typ=typ. If min or max data are not available, typ data are used instead.

If the value of the buffer parameter *typ* is *fast* or *slow*, then certain combinations of *min* and *max* data are used. The following table specifies the exact type of data used for *fast* and *slow* values. Note that the table lists all the parameters and data types for all implemented buffers. Specific buffers use relevant data only. No buffer uses all the data given in the table (for example, the Rgnd, Rpower, Rac, Cac parameters are specified and used only for the terminator).

### hsp\_ver=hspice\_version

The default is the current version of the Star-Hspice simulator. If you prefer the previous version of the IBIS buffer, then you can use the following statement:

```
hsp_ver = 2001.2
```

### Optional Keywords

### Using IBIS Models

Parameter/Data	Fast	Slow
C_comp	min	max
Temp_Range	max	min
Voltage_Range	max	min
Pullup_Ref	max	min
Pulldown_Ref	min	max
POWER_Clamp_Ref	max	min
GND_Clamp_Ref	min	max
Rgnd	max	min
Rpower	max	min
Rac	max	min
Cac	min	max
Pulldown	max	min
Pullup	max	min
GND_Clamp	max	min
POWER_Clamp	max	min
Ramp	max	min
Rising_waveform	max	min
Falling_waveform	max	min
V_fixture	max	min

### power={on|off}

Default is *power=on*. Connect buffers to power sources that are specified in the IBIS file with keywords *Voltage Range*, *Pullup Reference*, *Pulldown Reference*, *POWER Clamp Reference*, and *GND Clamp Reference*.

By default, simulation connects required voltage sources for such external nodes as *Pullup*, *Pulldown*, *Power\_Clamp*, and *Ground\_Clamp* if applicable. You should not connect these nodes to voltage sources. However, names for these nodes should be provided, so you can print out the voltage values if required. For example:

```
.PRINT V(node_pullup)
```

If *power=off* is used, then the internal voltage sources are not included in the buffer and you are responsible for adding external voltage sources. Use this option if the voltage source is not connected directly to buffer nodes but through a circuit to account for parasitic RLC, to simulate power/ground bounce, and so on.

### interpol={1|2}

Default is *interpol*=1 (recommended). The I/V curves and V(t) curves need to be interpolated. Keyword *interpol*=1 uses linear interpolation and *interpol*=2 uses quadratic bi-spline interpolation.

### xv\_pu=nd\_state\_pu xv\_pd=nd\_state\_pd

The buffers with output function (output, input-output, tristate, and so on) are controlled by one (input) or two (input and enable) controlling signals. Describe the state of a buffer at any moment with two state variables,  $St_pu$  and  $St_pd$ , which vary from 0 to 1. For example, if the output buffer is in LOW state, then  $St_pu=0$ ,  $St_pd=1$ . If the output buffer transitions from a LOW state to HIGH state, then  $St_pu$  continuously changes from 0 to 1, while  $St_pd$  goes from 1 to 0. The actual time dependence for such a transition is derived from either ramp data or waveform(s).

Using IBIS Models


Optional Keywords

You might want to know exactly how the transition takes place. The keywords  $xv_pu=nd_state_pu$ ,  $xv_pd=nd_state_pd$  provide such information. Here  $nd_state_pu$  and  $nd_state_pd$  are names of additional nodes (which must be unique, and are treated as any other node from the netlist, except for a 16-character limitation). If the keyword(s) are included, then simulation adds voltage source(s) (with 1MOhm parallel resistor).

The values of the voltages are equal to *St\_pu* and *St\_pd*. They can be printed or displayed as follows:

```
.PRINT V(nd_state_pu) V(nd_state_pd)].
```

Figure 7-10: Equivalent Circuit for xv\_pu=nd\_state\_pu Keyword



### ramp\_fwf={0|1|2} ramp\_rwf={0|1|2}

Default is *ramp\_fwf=0*, *ramp\_*rwf=0. If ramp and/or waveform(s) data are available, then these options allow you to choose which data to use.

The *ramp\_fwf* parameter controls falling waveform(s)/ramp. The *ramp\_rwf* parameter controls rising waveform(s)/ramp.

- Value 0 denotes use ramp data.
- Value 1 denotes use one waveform:
  - □ For ramp\_fwf=1, if more than one falling waveform is available, the first falling waveform found for the model in question will be used.
  - □ For ramp\_rwf=1, if more than one rising waveform is available, the first rising waveform found for the model in question will be used.
- Value 2 denotes use two waveforms:
  - For ramp\_fwf=2, if more than two falling waveforms are available, the first two falling waveforms found for the model in question will be used.
  - □ For ramp\_rwf=2, if more than two rising waveforms are available, the first two rising waveforms found for the model in question will be used.

If in-circuit simulation cannot perform a specified type of processing (for example, if *ramp\_fwf=2* is specified, but only one falling waveform is found), it decrements values of *ramp\_fwf* and/or *ramp\_rwf* by one and attempts to process the new value(s) of *ramp\_fwf* and/or *ramp\_rwf*. In this case, a warning is printed (unless the nowarn option is set).

**Note:** The ramp\_fwf and ramp\_rwf parameters are independent, and can have different values.


# fwf\_tune=fwf\_tune\_value rwf\_tune=rwf\_tune\_value


The *fwf\_tune\_value* and *rwf\_tune\_value* keywords are numbers between 0 and 1. The default is *fwf\_tune=0.1, rwf\_tune=0.1*.

The following two parameters control the algorithm for processing ramp and waveforms:

- fwf\_tune is used only if ramp\_fwf is 0 or 1.
- rwf\_tune is used only if ramp\_rwf is 0 or 1.

The effect of these parameters when switching the output buffer from LOW to HIGH is illustrated in Figure 7-11.





Initially,  $St_pd=1$ ,  $St_pu=0$ . Both ramp data and a single rising waveform provide information about the switching process and, in particular, a time interval, *delta\_T*, during which the transition from LOW -> HIGH occurs. The difference between the two data types (ramp and a single rising waveform) is that the shape of the waveform for ramp is fixed as a linearly growing function from LOW to HIGH, while an actual waveform accounts for an arbitrary time dependence.

However, this is not enough information to determine  $St_pu(t)$  and  $St_pd(t)$  [recall that  $St_pu(0)=0$ ,  $St_pd(0)=1$ ,  $St_pu(delta_T)=1$ ,  $St_pd(delta_T)=0$ ]. Mathematically, we have one linear equation with two unknowns that have an infinite number of solutions. To resolve this problem, additional conditions on  $St_pu$ ,  $St_pd$  should be imposed (some use  $St_pu+St_pd=1$ ).

Avant! simulation device models use the following approach.

Because the circuitry that goes from ON to OFF (for rising waveforms, pulldown circuitry) usually undergoes this transition much faster than the circuitry that goes from OFF to ON (for rising waveforms, pullup circuitry), we specify a fraction of time in units of *delta\_T* during which the circuitry that goes from ON to OFF undergoes the transition.

Therefore, if rwf\_tune=0.1, then during 0.1\*delta\_T the pulldown circuitry switches from ON to OFF. The transition is a linear function of time. After imposing this additional condition, we can uniquely find the rate of transition for the circuitry that goes from the OFF state to ON state.

This approach is also valid for the *fwf\_tune* parameter.

True-Hspice Device Models Reference Manual, Release 2001.4, revision A

7-34

Parameters *fwf\_tune* and *rwf\_tune* should be considered tuning parameters. The significance of these parameters strongly depends on I/V curves for pullup and pulldown circuitries. A change in *fwf\_tune* and *rwf\_tune* can be insignificant or very significant depending on the I/V curves. We recommend that you adjust these parameters slightly to evaluate the accuracy of the model.

Note, that in the case of two waveforms, the corresponding system of equations is completely defined mathematically and parameters *fwf\_tune* and *rwf\_tune* are not used (ignored if specified). However, if data given in two waveforms are inaccurate or inconsistent with other data, in-circuit simulation can use single waveform or ramp data instead of two waveforms (giving a warning). If this occurs, fwf\_tune and/or rwf\_tune are used even if ramp\_fwf=2, ramp\_rwf=2.

If the two-waveform data are inconsistent or inaccurate, the results can be less accurate than ramp or one-waveform results. We recommend that two-waveform results be compared against ramp and one-waveform results.

The algorithm used to find the evolution of states in the case of ramp data and single waveform can be augmented by other algorithms if there are such requests from the users.

The keywords,  $xv_pu=nd_state_pu$  and  $xv_pd=nd_state_pd$ , can be used to print and/or view the state evolution functions  $St_pu(t)$  and  $St_pd(t)$ .

#### nowarn

The keyword *nowarn* suppresses warning messages from the IBIS parser. Note that there is no equal sign "=" and value after the *nowarn* keyword. Do not use *nowarn* as the first keyword after the nodes list. There should be at least one keyword followed by "=" and a value between the list of nodes and the nowarn keyword.

c\_com\_pu = c\_com\_pu\_value c\_com\_pd = c\_com\_pd\_value c\_com\_pc = c\_com\_pc\_value c com gc = c com gc value

By default (default 1) the die capacitance C\_comp is connected between *node\_out* (*nd\_in* for input buffer) and ideal ground. For simulating power bounce and ground bounce it may be desirable to split C\_comp into several parts and connect between *node\_out* (*nd\_in* for input buffer) and some (or all) of the *node\_pu*, *node\_pd*, *node\_pc*, *node\_gc* nodes.

#### Optional Keywords

If you specify at least one of the optional parameters (c\_com\_pu, c\_com\_pd, c\_com\_pc, c\_com\_gc), then the default 1 does not apply, and unspecified parameters have a value of zero (default 2). The c\_com\_pu, c\_com\_pd, c\_com\_pc, c\_com\_gc values are dimensionless, and denote fractions of C\_comp connected between *node\_out* (*nd\_in* for input buffer) and respective nodes (either *node\_pu*, *node\_pd*, *node\_pc*, or *node\_gc*). For example, C\_comp\*c\_com\_pu is capacitance connected between *node\_out* and *node\_pu*.

If given, values of c\_com\_pu , c\_com\_pd , c\_com\_pc , and c\_com\_gc should be nonnegative.

It is expected that  $c\_com\_pu + c\_com\_pd + c\_com\_pc + c\_com\_gc = 1$ , however Hspice-based simulators do not enforce this requirement, and warn you only if the requirement is not satisfied. In this case, the states are derived under the assumption that the die has C\_comp specified in the IBIS files while during simulation different value of C\_comp used, namely

C\_comp\*(c\_com\_pu+c\_com\_pd+c\_com\_pc+c\_com\_gc). Effectively it means that some additional capacitance is connected in parallel to C\_comp (possibly negative).

In the case of buffer types: output, input-output, 3-state, if nodes *node\_pc* and *node\_gc* are not specified in the netlist, c\_com\_pc is added to c\_com\_pu and c\_com\_gc is added to c\_com\_pd (after that c\_com\_pc and c\_com\_gc are not used anymore).

In the case of buffer types: open drain, open sink, input-output open drain, inputoutput open sink if nodes *node\_pc* and *node\_gc* are not specified in the netlist, c\_com\_pc if given is ignored, c\_com\_gc is added to c\_com\_pd (after that c\_com\_gc is not used anymore).

In the case of buffer types: open source, input-output open source, if nodes *node\_pc* and *node\_gc* are not specified in the netlist, c\_com\_gc if given is ignored, c\_com\_pc is added to c\_com\_pu (after that c\_com\_pc is not used anymore).

In the case of buffer types: output ECL, input-output ECL, 3-state ECL if nodes *node\_pc* and *node\_gc* are not specified in the netlist, c\_com\_pc and c\_com\_gc are ignored (assign zero values).

In the case of buffer types: output ECL, input-output ECL, 3-state ECL if c\_com\_pd is not zero, it is added to c\_com\_pu (c\_com\_pd is not used after that).

# **Differential Pins**

Differential pins refer to the relationship between buffers. Differential pins are specified in the "Component Description" section of the IBIS standard. Figure 7-12 and Figure 7-13, and the examples that follow these figures, explain how you can simulate differential pins, using the Avant! implementation of IBIS.




Figure 7-12: Output buffers

You must use two separate buffers, each of which is specified by a separate card in the netlist. They are related only through their input, which is differential.

The only way the inverter can implement in this situation is by specifying two independent voltage sources that have opposite polarity.

Differential Pins

Using IBIS Models




Figure 7-13: Input Buffers

Nodes *out\_of\_in\_1*, *out\_of\_in\_2* must be specified but are not used. In the case of differential input buffers, the voltage will be probed between *nd\_in\_1* and *nd\_in\_2* and processed by a voltage dependent voltage source as described below.

 $V_diff$  is a differential voltage parameter from the IBIS file (default is 200 mV). Add definition of parameter  $V_diff$ , voltage controlled voltage source  $E_diff_out_of_in$ , and a resistor  $R_diff_out_of_in$ .

#### Example

```
.PARAM V_diff = 0.2
E_diff_out_of_in diff_out_of_in 0 PWL(1) nd_in_1 nd_in_2
+ '- V_diff' 0 '+ V_diff' 1 R_diff_out_of_in
+ diff_out_of_in 0 1x
```

Use the voltage across *R\_diff\_out\_of\_in* as the output of the differential input buffer.

```
If V(nd_in_1) - V(nd_in_2) < V_diff, V(diff_out_of_in) = 0
if V(nd_in_1) - V(nd_in_2) > V_diff, V(diff_out_of_in) = 1
```

True-Hspice Device Models Reference Manual, Release 2001.4, revision A

## **Scaling Buffer Strength**

Sometimes there is a need to scale buffer strength (that is, increase or decrease current for output type buffers for a given value of the output voltage). This enables the same IBIS file to be used to simulate buffers of different strengths. Let us designate K as a factor for current multiplication. For the original buffer, the value of K=1. This section describes how to accomplish this scaling using the F-element for a single output buffer and differential output buffer.

The original circuit for a single output buffer is as follows:

Buffer nd\_pu nd\_pd nd\_out nd\_pc nd\_gc
+ file=<filename> model=<modelname>
+ Rload nd\_out gnd Rload\_val

The scaled circuit for a single output buffer is as follows:

Buffer nd\_pu nd\_pd nd\_out nd\_pc nd\_gc
+ file=<filename> model=<modelname>
+ Vsenser nd\_out nd\_out\_prime V=0
+ Rload nd out prime gnd Rload val

+ Felement gnd nd out prime Vsenser K-1

The original circuit for a differential output buffer is as follows:

Buffer1 nd\_pu1 nd\_pd1 nd\_out1 nd\_pc1 nd\_gc1
+ file=<filename1> model=<modelname1>
Buffer2 nd\_pu2 nd\_pd2 nd\_out2 nd\_pc2 nd\_gc2
+ file=<filename2> model=<modelname2>
+ R\_load n\_out1 n\_out2 R\_load\_value

The scaled circuit for a differential output buffer is as follows:

Buffer1 nd\_pu1 nd\_pd1 nd\_out1 nd\_pc1 nd\_gc1
+ file=<filename1> model=<modelname1>
Buffer2 nd\_pu2 nd\_pd2 nd\_out2 nd\_pc2 nd\_gc2
+ file=<filename2> model=<modelname2>
+ V\_sense n\_out1 n\_out1\_prime 0V
+ F\_element n\_out2 n\_out1\_prime v\_sense K-1
+ R\_load n\_out1\_prime n\_out2 R\_load\_value

Notice the polarity of the F-element. For the K=1 scaling factor, the currentcontrolled current source does not supply any current, so effectively you are still using the original circuit.

### **Buffers in subcircuits**

```
* example 1 * buffers in subcircuit, power=on
v in1 nd in1 0 pulse
+ ( OV 1.0V CLK Q PRD DLT TIME DLT TIME CLK H PRD CLK PRD )
v_en1 nd en1 0 1V
v in2 nd in2 0 pulse
+ ( 1.1V OV CLK_Q_PRD DLT_TIME DLT_TIME CLK_H_PRD CLK_PRD )
v en2 nd en2 0 1V
x1 nd out1 nd in1 nd en1 nd outofin1 buffer11
x2 nd out2 nd in2 nd en2 nd outofin2 buffer11
R load nd out1 nd out2 50
.subckt buffer11 nd out0 nd in0 nd en0 nd outofin0
b io 0 nd pu0 nd pd0 nd out nd in0 nd en0 nd outofin0 nd pc0
  nd gc0
+ file = '921v090b.ibs'
+ model = 'DS92LV090A DOUT'
+ typ=typ power=on
+ buffer=3
+ interpol=1
+ xpin nd out nd out0 pin22
.ends
.subckt pin22 nd_out nd out0
R pin nd out c nd out0 50m
C pin nd out c 0 0.3p
L pin nd out nd out c 2n
.ends
```

In this example buffers are connected to power sources implicitly, inside the subcircuit. Subcircuit external terminals does not need to include *nd\_pu*, *nd\_pd*, *nd\_pc*, *nd\_gc*.

```
Buffers in subcircuits
```

\* example 2\* buffers in subcircuit, power=off v in1 nd in1 0 pulse + ( OV 1.0V CLK Q PRD DLT TIME DLT TIME CLK H PRD CLK PRD ) v en1 nd en1 0 1V v\_in2 nd\_in2 0 pulse + ( 1.1V OV CLK\_Q\_PRD DLT\_TIME DLT\_TIME CLK\_H\_PRD CLK\_PRD ) v en2 nd en2 0 1V x1 nd power 0 nd out1 nd in1 nd en1 nd outofin1 nd power 0 buffer11 x2 nd\_power 0 nd\_out2 nd\_in2 nd\_en2 nd\_outofin2 nd\_power 0 buffer11 R load nd out1 nd out2 50 .subckt buffer11 nd pu0 nd pd0 nd out0 nd in0 nd en0 nd outofin0 nd pc0 nd gc0 r 0 nd pu0 nd pd0 1.23456789x b io 0 nd pu0 nd pd0 nd out nd in0 nd en0 nd outofin0 nd pc0 nd qc0 + file = '921v090b.ibs' + model = 'DS92LV090A DOUT' + typ=typ power=off + buffer=3 + interpol=1 + xpin nd out nd out0 pin22 .ends .subckt pin22 nd out nd out0 R\_pin nd\_out\_c nd\_out0 50m C\_pin nd\_out\_c 0 0.3p L\_pin nd\_out nd\_out\_c 2n .ends V power nd power 0 3.3V

In this example, only one voltage source, V\_power, is used to power all buffers. All power nodes, *nd\_pu*, *nd\_pd*, *nd\_pc*, *nd\_gc*, should be explicitly provided.

## Example

Below is a complete example of the netlist that contains an output buffer, transmission line, and input buffer.

A digital signal is supplied to the node *nd\_in*. It is transmitted by the output buffer to a network, goes through a transmission line, is received by an input buffer, and transformed into digital form and available on node *nd\_out\_of\_in\_1*. IBIS file at16245a.ibs resides in the directory .ibis, which is located in the directory from which you run the simulator.

```
* test for iob: output buffer-transmission line-input buffer
.option post probe
* Analysis
.tran 0.05n 20n
*******
* Stimuli
*******
V in nd in 0 1V pulse ( 0V 1V 1n 1n 1n 4n 10n )
* Output
.print tran v(nd_pu) v(nd_pd) v(nd_out) v(nd_in)
+ v(nd_in_1) v(nd_out_of_in_1)
* OUTPUT BUFFER
b2 nd pu nd pd nd out nd in nd pc nd gc
+ file = '.ibis/at16245a.ibs'
+ model = 'AT16245 OUT'
```

#### Example

```
* TRANSMISSION LINE
.PARAM Z_0=50
.PARAM T_delay=10ns
.PARAM Length=1mm
W1 N=1 nd out GND nd in 1 GND Umodel=Uname L=Length
.model Uname u nl=1 LEVEL=3 elev=3 llev=0 plev=1 nlay=2
+ zk=Z_0 delay=T_delay
* INPUT BUFFER
b1 nd_pc_1 nd_gc_1 nd_in_1 nd_out_of_in_1
+ file = '.ibis/at16245a.ibs'
+ model = 'AT16245 IN'
******
.end
```

# **Using the IBIS Buffer Component**

The Input/Output Buffer Information Specification (IBIS) is being developed by the IBIS Open Forum, which is affiliated with the Electronic Industries Alliance (EIA).

IBIS specifies a standard form to present information in ASCII format, using special files. This information describes the behavior of various I/O buffers that send electrical signals outside the silicon chip, or receive such signals. The type of information includes:

- Output I-V curves for output buffers, in LOWand HIGH states.
- V(t) curves, describing the exact form of transitions from LOW to HIGH states, and from HIGH to LOW states, for a specified load.
- Values for die capacitance.
- Electrical parameters of the packages.

The Avant! True-Hspice models implement buffers as a standard *b* element. But to support simulation of IBIS models using .ebd and .pkg, True-Hspice IBIS models include another component that *creates* buffers for an integrated circuit.

### Understanding the .ibis Command

The general syntax of the .ibis command for a component is :

```
.ibis cname keyword_1 = value_1 ... [keyword_M=value_M]
```

where:

cname	Instance name of this ibis command
keyword_i=value_i	Assigns the <i>value_i</i> value, to the <i>keyword_i</i> keyword. Optional keywords are in the square brackets.

Required Keywords

Using IBIS Models

### **Required Keywords**

#### file='file\_name'

Identifies the IBIS file. *file\_name* must be lower case, and must specify either the absolute path for the file, or the relative path in respect to the directory from which you run simulation.

#### Examples

```
file = '.ibis/at16245.ibs'
file = '/home/oneuser/ibis/models/abc.ibs'
```

### component='component\_name'

Identifies the component for a .ibis command from the IBIS file, specified using the file='...' keyword. The component\_name keyword is case-sensitive, and must match one of the components from the IBIS file.

#### Examples

```
component = 'procfast'
component = 'Virtex SSTL 3-I BG432'
```

### subname='subckt\_name'

Identifies the subname to which you add the component buffers. The '*subckt\_name*' must be the name of a sub-circuit that you defined in your Hspice netlist. The sub-circuit pins must also match the component in the .ibs file.

**Note:** The component name and file name are defined in the *component* and *file* keywords.

Optional Keywords

## **Optional Keywords**

The following keywords are the same as for the *b*-element (I/O buffer). For more information, see Specifying Common Keywords on page 7-27.

- typ
- interpo
- ramp\_rwf
- ramp\_fwf
- rwf\_tune
- fwf\_tune
- pd\_scal
- pu\_scal
- pc\_scal
- gc\_scal
- rwf\_scal
- fwf\_scal
- nowarn
- hsp\_ver
- c\_com\_pu
- c\_com\_pd
- c\_com\_pc
- c\_com\_gc

## How .ibis Creates Buffers

The .ibis command adds a buffer to the netlist for every pin, according to the signal\_name and model\_name defined in the [Pin] keyword in the .ibs file.

**Note:** .ibis does not create a buffer if the pin name is a reserved model name, such as POWER, GND, or NC.

buffer\_name = 'cname'\_'signal\_name'

- *cname* is defined in the .ibis card in the .sp netlist.
- *signal\_name* is defined in the [Pin] keyword in the .ibs file

The pins, and the elements that connect to these pins in the sub-circuit, are divided. The node name of the elements are changed from subcircuit's pins to

'bufn\_<pin\_number>'

- *<pin\_number>* is 1 if this pin is the first pin defined in the [Pin] keyword.
- *<pin\_number>* is 2 if this pin is the second pin.

and so on.

The buffers are inserted between the 'bufn\_<pin\_number>' node and the pin.

#### Example

A file named test.ibs contains the following messages:

[Component] TEST [Manufacturer] Intel Corporation							
[Package]							
 R_pkg L_pkg C_pkg	typ 50.000mOhm 5.00nH 2.00pF		min 40.00 4.00n 1.00p	H	max 60.00 6.00n 3.00p	Н	
[PIN] al a2 ai ao	signal_name Vcc GND Inbuf IO50buf	model_ Power GND in_buf io50v	_	R_pin	L_pin	C_pin	

A netlist named test.sp contains the following commands:

```
.ibis comp component='TEST'
+ file='test.ibs' subname= 'test'
+ [typ=fast]
+ [interpol={1}]
+ [nowarn]
+ .....
.subckt test vccl gndl inbuf io50buf
.....
.ends
xtest vcc gnd in out test
.....
```

For this example, the .ibis command creates two buffers: ptest\_inbuf and ptest\_io50buf.

The subcircuit test changes, as shown in Figure 7-14:

- The bufn\_3 node connects to the elements in the sub-circuit test, to which the inbuf node previously connected.
- The bufn\_4 node connects to the elements in the sub-circuit test, to which the io50buf node previously connected.




Figure 7-14: Altered Sub-circuuit Test

### **Using the Buffer Component**

The component creates buffers that are always connected to the power sources that you specified in the IBIS file. To specify power sources, use the Voltage Range, Pullup Reference, Pulldown Reference, POWER Clamp Reference, and GND Clamp Reference keywords.

The nodes of buffers expect input and output node names in the following format:

'buffer\_name'\_<node\_name>
buffer\_name = 'cname' 'signal\_name'

where:

- *cname* is defined in the .ibis card in the the .sp netlist.
- *signal\_name* is defined in the [Pin] keyword in the .ibs file
- *<node\_name>* is different for different types of buffers:

INPUT	'pc', 'go	· · ,
OUTPUT	'pu', 'pc	l', 'pc', 'gc'
INPUT_OUTPUT	'pu', 'pc	l', 'en', 'outofin', 'pc', 'gc'
THREE_STATE	'pu', 'pc	l', 'en', 'pc', 'gc'
OPEN_DRAIN	'pu', 'pc	l', 'pc', 'gc'
IO_OPEN_DRAIN	'pu', 'pc	l', 'en', 'outofin', 'pc', 'gc'
OPEN_SINK	'pu', 'pc	l', 'pc', 'gc'
IO_OPEN_SINK	'pu', 'pc	l', 'en', 'outofin', 'pc', 'gc',
OPEN_SOURCE	'pu', 'pc	l', , 'pc', 'gc'
IO_OPEN_SOURCE	'pu', 'pc	l', 'en', 'outofin', 'pc', 'gc',
INPUT_ECL	'pc', 'go	· ,
OUTPUT_ECL	'pu', 'po	e', 'gc'
IO_ECL	'pu', 'en	', 'outofin', 'pc', 'gc'
THREE_STATE_ECL	'pu', 'en	l', 'pc', 'gc'

**Note:** For more information about nodes for different buffers, see Buffers on page 7-6.

The names of the input and output nodes for the buffers are:

INPUT and INPUT_ECL buffers	<pre>signal name of pin ('in') ' bufn_<pin_number>' ('outofin')</pin_number></pre>
Other types of buffers	'bufn_< <i>pin_number</i> >'('in') signal name of pin ('out')

Simulating the Component with pkg and ebd

- *<pin\_number>* is 1 if this pin is the first pin defined in the [Pin] keyword.
- *<pin\_number>* is 2 if this pin is the second pin.

and so on.

**Note:** If the buffer has an enable terminal, you must create a node named *buffer\_name\_en* to enable the buffer.

#### Example

The .ibis command creates an input buffer named ptest\_inbuf, and an inputoutput buffer named ptest io50buf.

```
.subckt test vcc1 gnd1 inbuf io50buf
. . . . . .
ven1 ptest_io50buf_en vcc1 0v
.ends
xtest vcc gnd in out test
  rout out gnd 50
  . . . . . .
$ in node of ptest_inbuf
        v(in)
+
                                               $ outofin node of ptest inbuf
        v(bufn 3)
+
        v(xtest.ptest_io50buf_pu) $ pu node of ptest_io50buf
v(xtest.ptest_io50buf_pd) $ pd node of ptest_io50buf
+
+
+
        v(xtest.ptest io50buf outofin) $ outofin node of ptest io50buf
        v(xtest.ptest_io50buf_pc) $ pc node of ptest_io50buf
v(xtest.ptest_io50buf_gc) $ gc node of ptest_io50buf
v(xtest.ptest_io50buf_en) $ enable node of ptest_io50buf
v(out) $ out node of ptest io50buf
+
+
+
                                               $ out node of ptest io50buf
        v(out)
                                               $ in node of ptest_io50buf
        v(bufn_4)
```

### Simulating the Component with pkg and ebd

If you want to simulate the IBIS buffer component with .pkg and .ebd, add the following option:

pkgmap, pkgtyp, ebdmap, ebdtyp

For more information, see the "PKG and EBD Simulation" section in Chapter 3, "Specifying Simulation Input and Controls", in the *Star-Hspice Manual*.

# **Additional Notes**

This section provides some additional notes about IBIS models, to clarify technical issues. Most of this information was developed as a result of customer interaction.

## Keywords

The *fwf\_tune*, *rwf\_tune* parameters specify transition time for circuitry (either pullup or pulldown) that goes from the ON to OFF state as a fraction of time, *delta\_T*, for a transition for the opposite circuitry (either pulldown or pullup) from OFF to ON state. The *delta\_T* value for ramp data transition time is different from the value for single waveform transition time (*delta\_T* depends on parameters *ramp\_fwf* and *ramp\_rwf*). Consequently, the absolute values for transition time from the ON to OFF state are different for ramp data and single waveform data.

## **Voltage Thresholds**

Voltages applied to the input node and enable node are digital signals. They should be either 0 or 1. It is acceptable to specify input voltage as:

V\_in nd\_in 0 pulse (0 3.3 0 0.5n 0.5n 4n 8n)

However, in-circuit simulation currently detects only two thresholds, 20% and 80% of [0,1] swing, i.e., 0.2V and 0.8V. If a buffer is non-inverting and in a LOW state, it will start transition to a HIGH state, if  $V_{in} > 0.8V$ . If the buffer is in HIGH state, it will start the transition to LOW state, if  $V_{in} < 0.2V$ . Specifying input voltage in the range [0, 3.3V] as in the above example does not make LOW -> HIGH transitions better in any way, but can add uncertainty over time interval 0.5ns, when the transition actually occurs.

.OPTION D\_IBIS

### .OPTION D\_IBIS

The d\_ibis option specifies the directory where IBIS files are located. Example of usage:

.OPTION d ibis='/home/user/ibis/models'

If several directories are specified, then simulation looks for IBIS files in the local directory (the directory from which you run the simulation), then in the directories specified through .option d\_ibis in the order that .option cards appear in the netlist. At most, four directories can be specified through d\_ibis option. Examples of usage:

```
.OPTION d_ibis='/nfs/port/user/hspice/run/subckt/optd'
+ buffer nd_pu nd_pd nd_out nd_in
+ file = 'opt.ibs'
+ model = 'DS92LV090A_DOUT'
```

The d\_ibis option is case-sensitive.

### Sub-model

Each buffer can call one Dynamic\_clamp or one Bus\_hold.

- Dynamic\_clamp is automatically set to the *All* mode.
- Bus\_hold is automatically set to the *Non-driving* mode.

**Note:** If you use more than one Bus\_hold, combine them to acquire the accurate result.

You can define the *Off\_delay* parameter on both the rising edge and the falling edge. You can use this parameter with both the  $V_trigger_r$  and the  $V_trigger_f$  parameters.

### **Driver Schedule**

Driver schedule connects the buffers together, to form the more complicated buffer behavior. The scheduled buffer should have the same node list as the top buffer.

Driver Schedule

For example, you can use the *output* buffer to schedule the *open\_drain* buffer.

The delay parameter, such as *rise\_on\_dly*, should be consistent with the polarity of the scheduled driver. If the buffer inverts, then the rising edge turns on the pulldown device, and the *rise\_on\_dly* parameter means that the pulldown device automatically turns off after the *rise\_on\_dly-rise\_off\_dly* period.

# Warning and Error Messages

If certain conditions are met (or not met), simulation prints warnings or error messages. Some examples of these messages are described below.

Warnings are issued if the input data is inconsistent. In this case, simulation modifies data to make consistent and runs the simulation with modified data. Static I/V curves take precedence over V(t) curves and ramp data. If simulation modifies your data, it is unlikely the results of simulation with a test load will match V(t) curves specified in the IBIS file. To achieve high accuracy, input data should be consistent. Pay close attention to warnings and understand the causes.

Errors are issued if the simulation cannot continue, using the specified data.

#### Example

An example of a warning:

```
** warning** iob_eles2:205:
    text of the warning, line1
    text of the warning, line2
```

An example of an error:

\*\* error\*\* iob\_eles2:205:
 text of the error, line1
 text of the error, line2

Text that follows the comments '\*\* warning\*\*' and '\*\* error\*\*', such as 'iob\_eles2:205:' identifies the location where the problem occurs. It is intended to help the developer solve the problem.

The following information is intended for users. A list of selected warnings follows.

1. I/V Curves

PC and GC I-V curves should be equal to zero at zero voltage, I(V=0)=0. If different values are found, a warning is issued. For example, for a PC I/V curve the following warning is issued.

```
** warning** ffffffff:NNN:
    POWER_Clamp curve should be zero at origin
    found value 1.85800E-01
    I/V curve is not modified
```

This warning occurs for Power\_Clamp and Ground\_Clamp I/V curves. Simulation takes these I/V curves as given, but an error is likely to occur if I(V=0) is not zero.

2. I-V curves and rising/falling waveforms (RWF, FWF) should be consistent.

Simulation verifies consistency for the end points of RWF, FWF. If inconsistency is detected, the I/V curves take precedence over V(t) curves, and V(t) curves are modified to make them consistent with I-V curves.

```
** warning** ffffffff:NNN:
    Falling WF min estimate and given value differ
    estimate = 3.3540E-01 given = 6.6000E-01
```

In this example, I/V curves give a value of 3.3540E-01V for minimum voltage when pullup is OFF (if pullup is available) and pulldown is ON (if pulldown is available) for load specified for FWF. The minimum voltage value of FWF in the IBIS file is 6.6000E-01V. In this case, simulation modifies the FWF to be consistent with I-V curves.

1. I/V curves and ramp data should be consistent (if ramp is used).

In-circuit simulation verifies consistency for end points of rising edge and falling edge. The IBIS standard requires that ramp data correspond to 20% to 80% transition of the total voltage change. If inconsistency is detected, the following warning appears:

```
** warning** ffffffff:NNN:
Inconsistency between Ramp and PD/PU data is detected.
dV_r=1.5900E+00 V_rwf_max=3.3000E+00 V_rwf_min=3.3540E-01
transition from 20% to 80% is not satisfied
FILE = gtl-plus.ibs
MODEL = io_buf
```

In this example, voltage changes from 0.3354 V to 3.3 V on the rising edge, as calculated from I/V curves. 60% of this range is 1.78 V. The IBIS file gives 1.59 V. Simulation issues warnings, assumes that the derivative for the ramp is specified in the IBIS file, and the voltage range as calculated from I/V curves.

# References

The official IBIS Open Forum web site is located at:

```
http://www.eia.org/EIG/IBIS/ibis.htm
```

This site contains articles introducing IBIS, text of the IBIS standard, examples of IBIS files, and tools such as the golden parser. The site also links to other web sites devoted to IBIS.

Other web and ftp sites that have information about IBIS are:

http://www.eda.org/pub/ibis/ http://www.vhdl.org/pub/ibis/ ftp://ftp.eda.org/pub/ibis/ ftp://ftp.vhdl.org/pub/ibis/