

IBIS

(I/O Buffer Information Specification)

Version **6.17.0**

Ratified ~~September 11, 2015~~^{xxx}
~~Draft 1 July 327 August 16, 2018~~^{XXXXXXXXX1}

© IBIS Open Forum 2018⁵

Style Definition: TOC 1: Indent: Left: 0", Hanging: 0.69"

Style Definition: TOC 2: Tab stops: 0.88", Left + 6.65",
Right,Leader: ...

Style Definition: TOC 3: Tab stops: 1.13", Left + 6.65",
Right,Leader: ...

Style Definition: Table of Figures: Indent: Left: 0",
Hanging: 0.9"

Contents

1	General Introduction	868
2	Statement of Intent.....	889
3	General Syntax Rules and Guidelines	9415
3.1	File Naming Definitions	9645
3.2	Syntax Rules	9746
3.3	Keyword Hierarchy.....	9918
4	File Header and File End Information	11325
5	Component Description	11628
6	Buffer Modeling.....	13647
6.1	Model Statement	13647
6.2	Add Submodel Description.....	18695
6.3	Multi-Lingual Model Extensions.....	200409
6.3.1	Introduction.....	200409
6.3.2	Languages Supported.....	201440
6.3.3	Overview.....	201440
6.3.4	Definitions	202441
6.3.5	General Assumptions.....	202441
6.3.6	Keyword Definitions.....	207446
6.4	Test Load and Data Description	248453
6.4.1	Introduction.....	248453
6.4.2	Keyword Definitions.....	248453
7	Package Modeling	252457
7.1	Introduction.....	252457
7.2	Rules of Precedence.....	252457
7.3	Keyword Definitions.....	252457
8	Electrical Board Description	268473
8.1	Introduction.....	268473
8.2	Keyword Definitions.....	269474
9	Notes on Data Derivation Method	279483
10	Algorithmic Modeling	285489
10.1	Algorithmic Modeling Interface (AMI).....	285489
10.1.1	Introduction.....	285489
10.1.2	Keyword Definitions	287494
10.2	AMI Executable Model File Programming Guide	290494
10.2.1	Overview.....	290494
10.2.2	Application Scenarios	291495
10.2.3	Function Signatures	297200
10.2.4	Code Segment Examples	307211
10.3	AMI Parameter Definition File Structure	308212
10.3.1	Introduction.....	308212
10.3.2	AMI Parameter Definition File Organization	308212
10.3.3	Parameter Rules Summary.....	309213

Formatted: Space Before: 0 pt

10.3.4	Reserved Word Rules	310214
10.3.5	Combination and Corner Rules.....	317221
10.3.6	Processing and Passing Parameter String Rules.....	319222
10.3.7	Summary Table for Type and Format.....	320223
10.4	General Reserved Parameters	322224
10.4.1	Summary Tables for Usage, Type and Format	327229
10.5	Reserved Parameters for Data Management.....	332232
10.5.1	Summary Tables for Usage, Type and Format	334234
10.6	Jitter and Noise Reserved Parameters.....	336235
10.6.1	Tx-only Reserved Parameters.....	336235
10.6.2	Rx-only Reserved Parameters.....	341240
10.6.3	Summary Tables for Usage, Type and Format	357249
10.7	Modulation Reserved Parameters	361253
10.7.1	Summary Tables for Usage, Type and Format	367258
10.8	Repeaters.....	369260
10.8.1	Summary Tables for Usage, Type and Format	371262
10.9	AMI Reserved Parameter Definitions For Link Training Communications	377266
10.9.1	Training/Analysis Flow for Channels with No Repeater.....	382270
10.9.2	Training/Analysis Flow for Channels with One Repeater.....	383271
10.9.3	Summary Tables for Usage, Type and Format	384272
10.10	Alternative AMI Analog Buffer Modeling	387274
10.10.1	Transmitter Analog Circuit.....	387274
10.10.2	Receiver Analog Circuit	388274
10.10.3	Reserved Parameter Definitions	389276
10.10.4	Summary Tables for Usage, Type and Format	390277
10.11	Model Specific Parameters	394279
10.11.1	Tapped Delay Line Example	394279
10.12	Reserved Parameter and Data Type Rule Summary Tables	396281
11	Interconnect Modeling	415292
11.1	Introduction.....	415292
11.2	General Interconnect Syntax Requirements	419296
11.2.1	Connecting Pins, Pads and Buffer Terminals	431307
12	EMI Parameters	450326
1	General Introduction	8
2	Statement of Intent	9
3	General Syntax Rules and Guidelines	15
3.1	File Naming Definitions	16
3.2	Syntax Rules	17
3.3	Keyword Hierarchy.....	19
4	File Header and File End Information.....	26
5	Component Description.....	29
6	Buffer Modeling.....	48
6.1	Model Statement	48
6.2	Add Submodel Description.....	96
6.3	Multi Lingual Model Extensions.....	110
6.3.1	Introduction.....	110

6.3.2	Languages Supported.....	111
6.3.3	Overview.....	111
6.3.4	Definitions.....	112
6.3.5	General Assumptions.....	112
6.3.6	Keyword Definitions.....	117
6.4	Test Load and Data Description.....	154
6.4.1	Introduction.....	154
6.4.2	Keyword Definitions.....	154
7	Package Modeling.....	158
7.1	Introduction.....	158
7.2	Rules of Precedence.....	158
7.3	Keyword Definitions.....	158
8	Electrical Board Description.....	174
8.1	Introduction.....	174
8.2	Keyword Definitions.....	175
9	Notes on Data Derivation Method.....	184
10	Algorithmic Modeling.....	190
10.1	Algorithmic Modeling Interface (AMI).....	190
10.1.1	Introduction.....	190
10.1.2	Keyword Definitions.....	192
10.2	AMI Executable Model File Programming Guide.....	194
10.2.1	Overview.....	194
10.2.2	Application Scenarios.....	195
10.2.3	Function Signatures.....	201
10.2.4	Code Segment Examples.....	211
10.3	AMI Parameter Definition File Structure.....	212
10.3.1	Introduction.....	212
10.3.2	AMI Parameter Definition File Organization.....	212
10.3.3	Parameter Rules Summary.....	213
10.3.4	Reserved Word Rules.....	214
10.3.5	Combination and Corner Rules.....	221
10.3.6	Processing and Passing Parameter String Rules.....	222
10.3.7	Summary Table for Type and Format.....	223
10.4	General Reserved Parameters.....	224
10.4.1	Summary Tables for Usage, Type and Format.....	229
10.5	Reserved Parameters for Data Management.....	232
10.5.1	Summary Tables for Usage, Type and Format.....	234
10.6	Jitter and Noise Reserved Parameters.....	235
10.6.1	Tx only Reserved Parameters.....	235
10.6.2	Rx only Reserved Parameters.....	240
10.6.3	Summary Tables for Usage, Type and Format.....	250
10.7	Modulation Reserved Parameters.....	253
10.7.1	Summary Tables for Usage, Type and Format.....	258
10.8	Repeaters.....	260
10.8.1	Summary Tables for Usage, Type and Format.....	262
10.9	AMI Reserved Parameter Definitions For Link Training Communications.....	266

10.9.1	Training/Analysis Flow for Channels with No Repeater	270
10.9.2	Training/Analysis Flow for Channels with One Repeater	271
10.9.3	Summary Tables for Usage, Type and Format	272
10.10	Alternative AMI Analog Buffer Modeling	275
10.10.1	Transmitter Analog Circuit	275
10.10.2	Receiver Analog Circuit	275
10.10.3	Reserved Parameter Definitions	277
10.10.4	Summary Tables for Usage, Type and Format	278
10.11	Model Specific Parameters	280
10.11.1	Tapped Delay Line Example	280
10.12	Reserved Parameter and Data Type Rule Summary Tables	282
11	Interconnect Modeling	293
11.1	Introduction	293
11.2	General Interconnect Syntax Requirements	297
11.2.1	Connecting Pins, Pads and Buffer Terminals	309
12	EMI Parameters	328
1	General Introduction	8
2	Statement of Intent	9
3	General Syntax Rules and Guidelines	15
3.1	File Naming Definitions	16
3.2	Syntax Rules	17
3.3	Keyword Hierarchy	19
4	File Header and File End Information	26
5	Component Description	29
6	Buffer Modeling	48
6.1	Model Statement	48
6.2	Add Submodel Description	96
6.3	Multi Lingual Model Extensions	110
6.3.1	Introduction	110
6.3.2	Languages Supported	111
6.3.3	Overview	111
6.3.4	Definitions	112
6.3.5	General Assumptions	112
6.3.6	Keyword Definitions	117
6.4	Test Load and Data Description	154
6.4.1	Introduction	154
6.4.2	Keyword Definitions	154
7	Package Modeling	158
7.1	Introduction	158
7.2	Rules of Precedence	158
7.3	Keyword Definitions	158
8	Electrical Board Description	174
8.1	Introduction	174
8.2	Keyword Definitions	175
9	Notes on Data Derivation Method	184
10	Algorithmic Modeling	190

10.1	Algorithmic Modeling Interface (AMI)	190
10.1.1	Introduction	190
10.1.2	Keyword Definitions	192
10.2	AMI Executable Model File Programming Guide	194
10.2.1	Overview	194
10.2.2	Application Scenarios	195
10.2.3	Function Signatures	201
10.2.4	Code Segment Examples	211
10.3	AMI Parameter Definition File Structure	212
10.3.1	Introduction	212
10.3.2	AMI Parameter Definition File Organization	212
10.3.3	Parameter Rules Summary	213
10.3.4	Reserved Word Rules	214
10.3.5	Combination and Corner Rules	221
10.3.6	Processing and Passing Parameter String Rules	222
10.3.7	Summary Table for Type and Format	223
10.4	General Reserved Parameters	224
10.4.1	Summary Tables for Usage, Type and Format	229
10.5	Reserved Parameters for Data Management	232
10.5.1	Summary Tables for Usage, Type and Format	234
10.6	Jitter and Noise Reserved Parameters	235
10.6.1	Tx only Reserved Parameters	235
10.6.2	Rx only Reserved Parameters	240
10.6.3	Summary Tables for Usage, Type and Format	249
10.7	Modulation Reserved Parameters	253
10.7.1	Summary Tables for Usage, Type and Format	258
10.8	Repeaters	260
10.8.1	Summary Tables for Usage, Type and Format	262
10.9	AMI Reserved Parameter Definitions For Link Training Communications	266
10.9.1	Training/Analysis Flow for Channels with No Repeater	270
10.9.2	Training/Analysis Flow for Channels with One Repeater	271
10.9.3	Summary Tables for Usage, Type and Format	272
10.10	Alternative AMI Analog Buffer Modeling	275
10.10.1	Transmitter Analog Circuit	275
10.10.2	Receiver Analog Circuit	276
10.10.3	Reserved Parameter Definitions	277
10.10.4	Summary Tables for Usage, Type and Format	278
10.11	Model Specific Parameters	280
10.11.1	Tapped Delay Line Example	280
10.12	Reserved Parameter and Data Type Rule Summary Tables	282
11	Interconnect Modeling	293
11.1	Introduction	293
11.2	General Interconnect Syntax Requirements	297
11.2.1	Connecting Pins, Pads and Buffer Terminals	309
12	EMI Parameters	329
1	General Introduction	8

2	Statement of Intent	9
3	General Syntax Rules and Guidelines	15
3.1	File Naming Definitions	16
3.2	Syntax Rules	17
3.3	Keyword Hierarchy	19
4	File Header and File End Information	26
5	Component Description	29
6	Buffer Modeling	48
6.1	Model Statement	48
6.2	Add Submodel Description	96
6.3	Multi-Lingual Model Extensions	110
6.3.1	Introduction	110
6.3.2	Languages Supported	111
6.3.3	Overview	111
6.3.4	Definitions	112
6.3.5	General Assumptions	112
6.3.6	Keyword Definitions	117
6.4	Test Load and Data Description	154
6.4.1	Introduction	154
6.4.2	Keyword Definitions	154
7	Package Modeling	158
7.1	Introduction	158
7.2	Rules of Precedence	158
7.3	Keyword Definitions	158
8	Electrical Board Description	174
8.1	Introduction	174
8.2	Keyword Definitions	175
9	Notes on Data Derivation Method	184
10	Algorithmic Modeling	190
10.1	Algorithmic Modeling Interface (AMI)	190
10.1.1	Introduction	190
10.1.2	Keyword Definitions	192
10.2	AMI Executable Model File Programming Guide	194
10.2.1	Overview	194
10.2.2	Application Scenarios	195
10.2.3	Function Signatures	201
10.2.4	Code Segment Examples	211
10.3	AMI Parameter Definition File Structure	212
10.3.1	Introduction	212
10.3.2	AMI Parameter Definition File Organization	212
10.3.3	Parameter Rules Summary	213
10.3.4	Reserved Word Rules	214
10.3.5	Combination and Corner Rules	221
10.3.6	Processing and Passing Parameter String Rules	222
10.3.7	Summary Table for Type and Format	223
10.4	General Reserved Parameters	224

10.4.1	Summary Tables for Usage, Type and Format	229
10.5	Reserved Parameters for Data Management	232
10.5.1	Summary Tables for Usage, Type and Format	234
10.6	Jitter and Noise Reserved Parameters	235
10.6.1	Tx only Reserved Parameters	235
10.6.2	Rx only Reserved Parameters	240
10.6.3	Summary Tables for Usage, Type and Format	249
10.7	Modulation Reserved Parameters	253
10.7.1	Summary Tables for Usage, Type and Format	258
10.8	Repeaters	260
10.8.1	Summary Tables for Usage, Type and Format	262
10.9	AMI Reserved Parameter Definitions For Link Training Communications	266
10.9.1	Training/Analysis Flow for Channels with No Repeater	270
10.9.2	Training/Analysis Flow for Channels with One Repeater	271
10.9.3	Summary Tables for Usage, Type and Format	272
10.10	Alternative AMI Analog Buffer Modeling	275
10.10.1	Transmitter Analog Circuit	275
10.10.2	Receiver Analog Circuit	276
10.10.3	Reserved Parameter Definitions	277
10.10.4	Summary Tables for Usage, Type and Format	278
10.11	Model Specific Parameters	280
10.11.1	Tapped Delay Line Example	280
10.12	Reserved Parameter and Data Type Rule Summary Tables	282
11	Interconnect Modeling	294
11.1	Introduction	294
11.2	General Interconnect Syntax Requirements	298
11.2.1	Connecting Pins, Pads and Buffer Terminals	310
12	EMI Parameters	330
1	General Introduction	828
2	Statement of Intent	929
3	General Syntax Rules and Guidelines	15215
3.1	File Naming Definitions	16216
3.2	Syntax Rules	17217
3.3	Keyword Hierarchy	19219
4	File Header and File End Information	26226
5	Component Description	29229
6	Buffer Modeling	48248
6.1	Model Statement	48248
6.2	Add Submodel Description	96296
6.3	Multi-Lingual Model Extensions	1092109
6.3.1	Introduction	1092109
6.3.2	Languages Supported	1102110
6.3.3	Overview	1102110
6.3.4	Definitions	1112111
6.3.5	General Assumptions	1122112
6.3.6	Keyword Definitions	1162116

6.4	Test Load and Data Description	1532153
6.4.1	Introduction	1532153
6.4.2	Keyword Definitions	1532153
7	Package Modeling	1572157
7.1	Introduction	1572157
7.2	Rules of Precedence	1572157
7.3	Keyword Definitions	1572157
8	Electrical Board Description	1732173
8.1	Introduction	1732173
8.2	Keyword Definitions	1742174
9	Notes on Data Derivation Method	1832183
10	Algorithmic Modeling	1892189
10.1	Algorithmic Modeling Interface (AMI)	1892189
10.1.1	Introduction	1892189
10.1.2	Keyword Definitions	1912191
10.2	AMI Executable Model File Programming Guide	1942194
10.2.1	Overview	1942194
10.2.2	Application Scenarios	1952195
10.2.3	Function Signatures	2012201
10.2.4	Code Segment Examples	2112211
10.3	AMI Parameter Definition File Structure	2122212
10.3.1	Introduction	2122212
10.3.2	AMI Parameter Definition File Organization	2122212
10.3.3	Parameter Rules Summary	2132213
10.3.4	Reserved Word Rules	2142214
10.3.5	Combination and Corner Rules	2212221
10.3.6	Processing and Passing Parameter String Rules	2222222
10.3.7	Summary Table for Type and Format	2232223
10.4	General Reserved Parameters	2242224
10.4.1	Summary Tables for Usage, Type and Format	2292229
10.5	Reserved Parameters for Data Management	2322232
10.5.1	Summary Tables for Usage, Type and Format	2342234
10.6	Jitter and Noise Reserved Parameters	2362236
10.6.1	Tx only Reserved Parameters	2362236
10.6.2	Rx only Reserved Parameters	2402240
10.6.3	Summary Tables for Usage, Type and Format	2502250
10.7	Modulation Reserved Parameters	2542254
10.7.1	Summary Tables for Usage, Type and Format	2592259
10.8	Repeaters	2612261
10.8.1	Summary Tables for Usage, Type and Format	2632263
10.9	AMI Reserved Parameter Definitions For Link Training Communications	2672267
10.9.1	Training/Analysis Flow for Channels with No Repeater	2712271
10.9.2	Training/Analysis Flow for Channels with One Repeater	2722272
10.9.3	Summary Tables for Usage, Type and Format	2732273
10.10	Alternative AMI Analog Buffer Modeling	2742275
10.10.1	Transmitter Analog Circuit	2742275

10.10.2	Receiver Analog Circuit	2742276
10.10.3	Reserved Parameter Definitions	2742277
10.10.4	Summary Tables for Usage, Type and Format	2742278
10.11	Model Specific Parameters	2742280
10.11.1	Tapped Delay Line Example	2742280
10.12	Reserved Parameter and Data Type Rule Summary Tables	2742282
11	Interconnect Modeling	2742293
11.1	Introduction	2742293
11.2	General Interconnect Syntax Requirements	2742297
11.2.1	Connecting Pins, Pads and Buffer Terminals	2742309
12	EMI Parameters	2742329
1	General Introduction	8
2	Statement of Intent	9
3	General Syntax Rules and Guidelines	15
3.1	File Naming Definitions	16
3.2	Syntax Rules	17
3.3	Keyword Hierarchy	19
4	File Header and File End Information	26
5	Component Description	29
6	Buffer Modeling	48
6.1	Model Statement	48
6.2	Add Submodel Description	96
6.3	Multi-Lingual Model Extensions	109
6.3.1	Introduction	109
6.3.2	Languages Supported	110
6.3.3	Overview	110
6.3.4	Definitions	111
6.3.5	General Assumptions	112
6.3.6	Keyword Definitions	116
6.4	Test Load and Data Description	153
6.4.1	Introduction	153
6.4.2	Keyword Definitions	153
7	Package Modeling	157
7.1	Introduction	157
7.2	Rules of Precedence	157
7.3	Keyword Definitions	157
8	Electrical Board Description	173
8.1	Introduction	173
8.2	Keyword Definitions	174
9	Notes on Data Derivation Method	183
10	Algorithmic Modeling	189
10.1	Algorithmic Modeling Interface (AMI)	189
10.1.1	Introduction	189
10.1.2	Keyword Definitions	191
10.2	AMI Executable Model File Programming Guide	194
10.2.1	Overview	194

10.2.2	Application Scenarios	195
10.2.3	Function Signatures	201
10.2.4	Code Segment Examples	211
10.3	AMI Parameter Definition File Structure	212
10.3.1	Introduction	212
10.3.2	AMI Parameter Definition File Organization	212
10.3.3	Parameter Rules Summary	213
10.3.4	Reserved Word Rules	214
10.3.5	Combination and Corner Rules	221
10.3.6	Processing and Passing Parameter String Rules	222
10.3.7	Summary Table for Type and Format	223
10.4	General Reserved Parameters	224
10.4.1	Summary Tables for Usage, Type and Format	229
10.5	Reserved Parameters for Data Management	232
10.5.1	Summary Tables for Usage, Type and Format	234
10.6	Jitter and Noise Reserved Parameters	236
10.6.1	Tx only Reserved Parameters	236
10.6.2	Rx only Reserved Parameters	240
10.6.3	Summary Tables for Usage, Type and Format	250
10.7	Modulation Reserved Parameters	254
10.7.1	Summary Tables for Usage, Type and Format	259
10.8	Repeaters	261
10.8.1	Summary Tables for Usage, Type and Format	263
10.9	AMI Reserved Parameter Definitions For Link Training Communications	267
10.9.1	Training/Analysis Flow for Channels with No Repeater	271
10.9.2	Training/Analysis Flow for Channels with One Repeater	272
10.9.3	Summary Tables for Usage, Type and Format	274
10.10	Alternative AMI Analog Buffer Modeling	276
10.10.1	Transmitter Analog Circuit	276
10.10.2	Receiver Analog Circuit	277
10.10.3	Reserved Parameter Definitions	278
10.10.4	Summary Tables for Usage, Type and Format	279
10.11	Model Specific Parameters	281
10.11.1	Tapped Delay Line Example	281
10.12	Reserved Parameter and Data Type Rule Summary Tables	283
11	Interconnect Modeling	294
11.1	Introduction	294
11.2	General Interconnect Syntax Requirements	298
12	EMI Parameters	329
1	General Introduction	8
2	Statement of Intent	9
3	General Syntax Rules and Guidelines	15
3.1	File Naming Definitions	16
3.2	Syntax Rules	17
3.3	Keyword Hierarchy	18
4	File Header and File End Information	26

<u>5</u>	<u>Component Description</u>	<u>29</u>
<u>6</u>	<u>Buffer Modeling</u>	<u>48</u>
6.1	Model Statement	48
6.2	Add Submodel Description	96
6.3	Multi-Lingual Model Extensions	109
6.3.1	Introduction	109
6.3.2	Languages Supported	110
6.3.3	Overview	110
6.3.4	Definitions	111
6.3.5	General Assumptions	111
6.3.6	Keyword Definitions	116
6.4	Test Load and Data Description	153
6.4.1	Introduction	153
6.4.2	Keyword Definitions	153
<u>7</u>	<u>Package Modeling</u>	<u>157</u>
7.1	Introduction	157
7.2	Rules of Precedence	157
7.3	Keyword Definitions	157
<u>8</u>	<u>Electrical Board Description</u>	<u>173</u>
8.1	Introduction	173
8.2	Keyword Definitions	173
<u>9</u>	<u>Notes on Data Derivation Method</u>	<u>183</u>
<u>10</u>	<u>Algorithmic Modeling</u>	<u>189</u>
10.1	Algorithmic Modeling Interface (AMI)	189
10.1.1	Introduction	189
10.1.2	Keyword Definitions	191
10.2	AMI Executable Model File Programming Guide	194
10.2.1	Overview	194
10.2.2	Application Scenarios	195
10.2.3	Function Signatures	201
10.2.4	Code Segment Examples	211
10.3	AMI Parameter Definition File Structure	212
10.3.1	Introduction	212
10.3.2	AMI Parameter Definition File Organization	212
10.3.3	Parameter Rules Summary	213
10.3.4	Reserved Word Rules	214
10.3.5	Combination and Corner Rules	221
10.3.6	Processing and Passing Parameter String Rules	222
10.3.7	Summary Table for Type and Format	223
10.4	General Reserved Parameters	223
10.4.1	Summary Tables for Usage, Type and Format	229
10.5	Reserved Parameters for Data Management	231
10.5.1	Summary Tables for Usage, Type and Format	233
10.6	Jitter and Noise Reserved Parameters	235
10.6.1	Tx only Reserved Parameters	235
10.6.2	Rx only Reserved Parameters	239

6.3.2	Languages Supported.....	110
6.3.3	Overview.....	110
6.3.4	Definitions.....	111
6.3.5	General Assumptions.....	111
6.3.6	Keyword Definitions.....	116
6.4	
 Test Load and Data Description	
	153
6.4.1	Introduction.....	153
6.4.2	Keyword Definitions.....	153
7	Package Modeling.....	157
7.1	
 Introduction	
	157
7.2	
 Rules of Precedence	
	157
7.3	
 Keyword Definitions	
	157
8	Electrical Board Description.....	173
8.1	
 Introduction	
	173
8.2	
 Keyword Definitions	
	173
9	Notes on Data Derivation Method.....	183
10	Algorithmic Modeling.....	189
10.1	
 Algorithmic Modeling Interface (AMI)	
	189
10.1.1	Introduction.....	189
10.1.2	Keyword Definitions.....	191
10.2	
 AMI Executable Model File Programming Guide	
	194
10.2.1	Overview.....	194
10.2.2	Application Scenarios.....	195
10.2.3	Function Signatures.....	201
10.2.4	Code Segment Examples.....	211
10.3	
 AMI Parameter Definition File Structure	
	212
10.3.1	Introduction.....	212
10.3.2	AMI Parameter Definition File Organization.....	212

Formatted: Tab stops: Not at 0.88"

Formatted: Tab stops: Not at 1"

Formatted: Tab stops: Not at 1"

Formatted: Tab stops: Not at 1"

10.3.3	Parameter Rules Summary.....	213
10.3.4	Reserved Word Rules.....	214
10.3.5	Combination and Corner Rules.....	221
10.3.6	Processing and Passing Parameter String Rules.....	222
10.3.7	Summary Table for Type and Format.....	223
10.4	
General Reserved Parameters	
	223
10.4.1	Summary Tables for Usage, Type and Format.....	229
10.5	
Reserved Parameters for Data Management	
	231
10.5.1	Summary Tables for Usage, Type and Format.....	233
10.6	
Jitter and Noise Reserved Parameters	
	235
10.6.1	Tx only Reserved Parameters.....	235
10.6.2	Rx only Reserved Parameters.....	239
10.6.3	Summary Tables for Usage, Type and Format.....	249
10.7	
Modulation Reserved Parameters	
	253
10.7.1	Summary Tables for Usage, Type and Format.....	258
10.8	
Repeaters	
	260
10.8.1	Summary Tables for Usage, Type and Format.....	262
10.9	
AMI Reserved Parameter Definitions For Link Training Communications	
	266
10.9.1	Training/Analysis Flow for Channels with No Repeater.....	270
10.9.2	Training/Analysis Flow for Channels with One Repeater.....	271
10.9.3	Summary Tables for Usage, Type and Format.....	273
10.10	
Alternative AMI Analog Buffer Modeling	
	275
10.10.1	Transmitter Analog Circuit.....	275
10.10.2	Receiver Analog Circuit.....	276
10.10.3	Reserved Parameter Definitions.....	277
10.10.4	Summary Tables for Usage, Type and Format.....	278
10.11	
Model Specific Parameters	
	279
10.11.1	Tapped Delay Line Example.....	280
10.12Reserved Parameter and Data Type Rule Summary Tables	
	281

Formatted: Tab stops: Not at 1"

Formatted: Tab stops: Not at 1"

Formatted: Tab stops: Not at 1"

Formatted: Tab stops: Not at 1"

Formatted: Tab stops: Not at 1"

Formatted: Tab stops: Not at 1"

Formatted: Tab stops: Not at 1"

Formatted: Tab stops: Not at 1"

11	Interconnect Modeling	293
11.1	Introduction	293
11.2	General Interconnect Syntax Requirements	296
12	EMI Parameters	328
1	General Introduction	6
2	Statement of Intent	7
3	General Syntax Rules and Guidelines	13
3.1	File Naming Definitions	14
3.2	Syntax Rules	15
3.3	Keyword Hierarchy	16
4	File Header and File End Information	23
5	Component Description	26
6	Buffer Modeling	45
6.1	Model Statement	45
6.2	Add Submodel Description	93
6.3	Multi-Lingual Model Extensions	106
6.3.1	Introduction	106
6.3.2	Languages Supported	107
6.3.3	Overview	107
6.3.4	Definitions	108
6.3.5	General Assumptions	108
6.3.6	Keyword Definitions	113
6.4	Test Load and Data Description	150
6.4.1	Introduction	150
6.4.2	Keyword Definitions	150
7	Package Modeling	154
7.1	Introduction	154
7.2	Rules of Precedence	154
7.3	Keyword Definitions	154
8	Electrical Board Description	170
8.1	Introduction	170
8.2	Keyword Definitions	170
9	Notes on Data Derivation Method	180
10	Algorithmic Modeling	186
10.1	Algorithmic Modeling Interface (AMI)	186
10.1.1	Introduction	186
10.1.2	Keyword Definitions	188
10.2	AMI Executable Model File Programming Guide	191
10.2.1	Overview	191
10.2.2	Application Scenarios	192
10.2.3	Function Signatures	198
10.2.4	Code Segment Examples	208

10.3	AMI Parameter Definition File Structure	209
10.3.1	Introduction	209
10.3.2	AMI Parameter Definition File Organization	209
10.3.3	Parameter Rules Summary	210
10.3.4	Reserved Word Rules	211
10.3.5	Combination and Corner Rules	218
10.3.6	Processing and Passing Parameter String Rules	219
10.3.7	Summary Table for Type and Format	220
10.4	General Reserved Parameters	220
10.4.1	Summary Tables for Usage, Type and Format	226
10.5	Reserved Parameters for Data Management	228
10.5.1	Summary Tables for Usage, Type and Format	230
10.6	Jitter and Noise Reserved Parameters	232
10.6.1	Tx only Reserved Parameters	232
10.6.2	Rx only Reserved Parameters	236
10.6.3	Summary Tables for Usage, Type and Format	246
10.7	Modulation Reserved Parameters	250
10.7.1	Summary Tables for Usage, Type and Format	255
10.8	Repeaters	257
10.8.1	Summary Tables for Usage, Type and Format	259
10.9	AMI Reserved Parameter Definitions For Link Training Communications	263
10.9.1	Training/Analysis Flow for Channels with No Repeater	267
10.9.2	Training/Analysis Flow for Channels with One Repeater	268
10.9.3	Summary Tables for Usage, Type and Format	270
10.10	Alternative AMI Analog Buffer Modeling	272
10.10.1	Transmitter Analog Circuit	272
10.10.2	Receiver Analog Circuit	273
10.10.3	Reserved Parameter Definitions	274
10.10.4	Summary Tables for Usage, Type and Format	275
10.11	Model Specific Parameters	276
10.11.1	Tapped Delay Line Example	277
10.12	Reserved Parameter and Data Type Rule Summary Tables	278
11	Interconnect Modeling	290
11.1	Introduction	290
11.2	General Interconnect Syntax Requirements	293
12	EMI Parameters	325
1	General Introduction	4
2	Statement of Intent	5
3	General Syntax Rules and Guidelines	11
3.1	File Naming Definitions	12
3.2	Syntax Rules	13
3.3	Keyword Hierarchy	14
4	File Header and File End Information	21
5	Component Description	24
6	Buffer Modeling	43
6.1	Model Statement	43

6.2	Add Submodel Description.....	91
6.3	Multi-Lingual Model Extensions.....	104
6.3.1	Introduction.....	104
6.3.2	Languages Supported.....	105
6.3.3	Overview.....	105
6.3.4	Definitions.....	106
6.3.5	General Assumptions.....	106
6.3.6	Keyword Definitions.....	111
6.4	Test Load and Data Description.....	148
6.4.1	Introduction.....	148
6.4.2	Keyword Definitions.....	148
7	Package Modeling.....	152
7.1	Introduction.....	152
7.2	Rules of Precedence.....	152
7.3	Keyword Definitions.....	152
8	Electrical Board Description.....	168
8.1	Introduction.....	168
8.2	Keyword Definitions.....	168
9	Notes on Data Derivation Method.....	178
10	Algorithmic Modeling.....	184
10.1	Algorithmic Modeling Interface (AMI).....	184
10.1.1	Introduction.....	184
10.1.2	Keyword Definitions.....	186
10.2	AMI Executable Model File Programming Guide.....	189
10.2.1	Overview.....	189
10.2.2	Application Scenarios.....	190
10.2.3	Function Signatures.....	195
10.2.4	Code Segment Examples.....	206
10.3	AMI Parameter Definition File Structure.....	207
10.3.1	Introduction.....	207
10.3.2	AMI Parameter Definition File Organization.....	207
10.3.3	Parameter Rules Summary.....	208
10.3.4	Reserved Word Rules.....	209
10.3.5	Combination and Corner Rules.....	216
10.3.6	Processing and Passing Parameter String Rules.....	217
10.3.7	Summary Table for Type and Format.....	218
10.4	General Reserved Parameters.....	218
10.4.1	Summary Tables for Usage, Type and Format.....	224
10.5	Reserved Parameters for Data Management.....	226
10.5.1	Summary Tables for Usage, Type and Format.....	228
10.6	Jitter and Noise Reserved Parameters.....	230
10.6.1	Tx only Reserved Parameters.....	230
10.6.2	Rx only Reserved Parameters.....	234
10.6.3	Summary Tables for Usage, Type and Format.....	244
10.7	Modulation Reserved Parameters.....	248
10.7.1	Summary Tables for Usage, Type and Format.....	253

10.8	Repeaters	255
10.8.1	Summary Tables for Usage, Type and Format	257
10.9	AMI Reserved Parameter Definitions For Link Training Communications	261
10.9.1	Training/Analysis Flow for Channels with No Repeater	265
10.9.2	Training/Analysis Flow for Channels with One Repeater	266
10.9.3	Summary Tables for Usage, Type and Format	268
10.10	Alternative AMI Analog Buffer Modeling	270
10.10.1	Transmitter Analog Circuit	270
10.10.2	Receiver Analog Circuit	271
10.10.3	Reserved Parameter Definitions	272
10.10.4	Summary Tables for Usage, Type and Format	273
10.11	Model Specific Parameters	274
10.11.1	Tapped Delay Line Example	275
10.12	Reserved Parameter and Data Type Rule Summary Tables	276
11	Interconnect Modeling	288
11.1	Introduction	288
11.2	General Interconnect Syntax Requirements	291
12	EMI Parameters	322
1	General Introduction	4
2	Statement of Intent	5
3	General Syntax Rules and Guidelines	11
3.1	File Naming Definitions	12
3.2	Syntax Rules	13
3.3	Keyword Hierarchy	14
4	File Header and File End Information	21
5	Component Description	24
6	Buffer Modeling	43
6.1	Model Statement	43
6.2	Add Submodel Description	91
6.3	Multi Lingual Model Extensions	104
6.3.1	Introduction	104
6.3.2	Languages Supported	105
6.3.3	Overview	105
6.3.4	Definitions	106
6.3.5	General Assumptions	106
6.3.6	Keyword Definitions	111
6.4	Test Load and Data Description	148
6.4.1	Introduction	148
6.4.2	Keyword Definitions	148
7	Package Modeling	152
7.1	Introduction	152
7.2	Rules of Precedence	152
7.3	Keyword Definitions	152
8	Electrical Board Description	168
8.1	Introduction	168
8.2	Keyword Definitions	168

9	Notes on Data Derivation Method	178
10	Algorithmic Modeling	184
10.1	Algorithmic Modeling Interface (AMI)	184
10.1.1	Introduction	184
10.1.2	Keyword Definitions	186
10.2	AMI Executable Model File Programming Guide	189
10.2.1	Overview	189
10.2.2	Application Scenarios	190
10.2.3	Function Signatures	195
10.2.4	Code Segment Examples	206
10.3	AMI Parameter Definition File Structure	207
10.3.1	Introduction	207
10.3.2	AMI Parameter Definition File Organization	207
10.3.3	Parameter Rules Summary	208
10.3.4	Reserved Word Rules	209
10.3.5	Combination and Corner Rules	216
10.3.6	Processing and Passing Parameter String Rules	217
10.3.7	Summary Table for Type and Format	218
10.4	General Reserved Parameters	218
10.4.1	Summary Tables for Usage, Type and Format	224
10.5	Reserved Parameters for Data Management	226
10.5.1	Summary Tables for Usage, Type and Format	228
10.6	Jitter and Noise Reserved Parameters	230
10.6.1	Tx only Reserved Parameters	230
10.6.2	Rx only Reserved Parameters	234
10.6.3	Summary Tables for Usage, Type and Format	244
10.7	Modulation Reserved Parameters	248
10.7.1	Summary Tables for Usage, Type and Format	253
10.8	Repeaters	255
10.8.1	Summary Tables for Usage, Type and Format	257
10.9	AMI Reserved Parameter Definitions For Link Training Communications	261
10.9.1	Training/Analysis Flow for Channels with No Repeater	265
10.9.2	Training/Analysis Flow for Channels with One Repeater	266
10.9.3	Summary Tables for Usage, Type and Format	268
10.10	Alternative AMI Analog Buffer Modeling	270
10.10.1	Transmitter Analog Circuit	270
10.10.2	Receiver Analog Circuit	271
10.10.3	Reserved Parameter Definitions	272
10.10.4	Summary Tables for Usage, Type and Format	273
10.11	Model Specific Parameters	274
10.11.1	Tapped Delay Line Example	275
10.12	Reserved Parameter and Data Type Rule Summary Tables	276
11	Interconnect Modeling	288
11.1	Introduction	288
11.2	General Interconnect Syntax Requirements	291
12	EMI Parameters	322

<u>1</u>	<u>General Introduction</u>	<u>44</u>
<u>2</u>	<u>Statement of Intent</u>	<u>55</u>
<u>3</u>	<u>General Syntax Rules and Guidelines</u>	<u>1111</u>
3.1	File Naming Definitions	1212
3.2	Syntax Rules	1313
3.3	Keyword Hierarchy	1414
<u>4</u>	<u>File Header Information</u>	<u>2121</u>
<u>5</u>	<u>Component Description</u>	<u>2323</u>
<u>6</u>	<u>Buffer Modeling</u>	<u>4242</u>
6.1	Model Statement	4242
6.2	Add Submodel Description	9090
6.3	Multi-Lingual Model Extensions	103103
6.3.1	Introduction	103103
6.3.2	Languages Supported	104104
6.3.3	Overview	104104
6.3.4	Definitions	105105
6.3.5	General Assumptions	105105
6.3.6	Keyword Definitions	110110
6.4	Test Load and Data Description	147147
6.4.1	Introduction	147147
6.4.2	Keyword Definitions	147147
<u>7</u>	<u>Package Modeling</u>	<u>151151</u>
7.1	Introduction	151151
7.2	Rules of Precedence	151151
7.3	Keyword Definitions	151151
<u>8</u>	<u>Electrical Board Description</u>	<u>167167</u>
8.1	Introduction	167167
8.2	Keyword Definitions	167167
<u>9</u>	<u>Notes on Data Derivation Method</u>	<u>177177</u>
<u>10</u>	<u>Algorithmic Modeling</u>	<u>183183</u>
10.1	Algorithmic Modeling Interface (AMI)	183183
10.1.1	Introduction	183183
10.1.2	Keyword Definitions	185185
10.2	AMI Executable Model File Programming Guide	188188
10.2.1	Overview	188188
10.2.2	Application Scenarios	189189
10.2.3	Function Signatures	194194
10.2.4	Code Segment Examples	205205
10.3	AMI Parameter Definition File Structure	206206
10.3.1	Introduction	206206
10.3.2	AMI Parameter Definition File Organization	206206
10.3.3	Parameter Rules Summary	207207
10.3.4	Reserved Word Rules	208208
10.3.5	Combination and Corner Rules	215215
10.3.6	Processing and Passing Parameter String Rules	216216
10.3.7	Summary Table for Type and Format	217217

10.4	General Reserved Parameters	217217
10.4.1	Summary Tables for Usage, Type and Format	223223
10.5	Reserved Parameters for Data Management	225225
10.5.1	Summary Tables for Usage, Type and Format	227227
10.6	Jitter and Noise Reserved Parameters	229229
10.6.1	Tx only Reserved Parameters	229229
10.6.2	Rx only Reserved Parameters	233233
10.6.3	Summary Tables for Usage, Type and Format	243243
10.7	Modulation Reserved Parameters	247247
10.7.1	Summary Tables for Usage, Type and Format	252252
10.8	Repeaters	254254
10.8.1	Summary Tables for Usage, Type and Format	256256
10.9	AMI Reserved Parameter Definitions For Link Training Communications	260260
10.9.1	Training/Analysis Flow for Channels with No Repeater	264264
10.9.2	Training/Analysis Flow for Channels with One Repeater	265265
10.9.3	Summary Tables for Usage, Type and Format	267267
10.10	Alternative AMI Analog Buffer Modeling	269269
10.10.1	Transmitter Analog Circuit	269269
10.10.2	Receiver Analog Circuit	270270
10.10.3	Reserved Parameter Definitions	271271
10.10.4	Summary Tables for Usage, Type and Format	272272
10.11	Model Specific Parameters	273273
10.11.1	Tapped Delay Line Example	274274
10.12	Reserved Parameter and Data Type Rule Summary Tables	275275
11	Interconnect Modeling	287287
11.1	Introduction	287287
11.2	General Interconnect Syntax Requirements	290290
12	EMI Parameters	321321
1	General Introduction	4
2	Statement of Intent	5
3	General Syntax Rules and Guidelines	11
3.1	File Naming Definitions	12
3.2	Syntax Rules	13
3.3	Keyword Hierarchy	14
4	File Header Information	21
5	Component Description	23
6	Buffer Modeling	42
6.1	Model Statement	42
6.2	Add Submodel Description	90
6.3	Multi-Lingual Model Extensions	103
6.3.1	Introduction	103
6.3.2	Languages Supported	104
6.3.3	Overview	104
6.3.4	Definitions	105
6.3.5	General Assumptions	105
6.3.6	Keyword Definitions	110

6.4	Test Load and Data Description	147
6.4.1	Introduction	147
6.4.2	Keyword Definitions	147
7	Package Modeling	151
7.1	Introduction	151
7.2	Rules of Precedence	151
7.3	Keyword Definitions	151
8	Electrical Board Description	167
8.1	Introduction	167
8.2	Keyword Definitions	167
9	Notes on Data Derivation Method	177
10	Algorithmic Modeling	183
10.1	Algorithmic Modeling Interface (AMI)	183
10.1.1	Introduction	183
10.1.2	Keyword Definitions	185
10.2	AMI Executable Model File Programming Guide	188
10.2.1	Overview	188
10.2.2	Application Scenarios	189
10.2.3	Function Signatures	194
10.2.4	Code Segment Examples	205
10.3	AMI Parameter Definition File Structure	206
10.3.1	Introduction	206
10.3.2	AMI Parameter Definition File Organization	206
10.3.3	Parameter Rules Summary	207
10.3.4	Reserved Word Rules	208
10.3.5	Combination and Corner Rules	215
10.3.6	Processing and Passing Parameter String Rules	216
10.3.7	Summary Table for Type and Format	217
10.4	General Reserved Parameters	217
10.4.1	Summary Tables for Usage, Type and Format	223
10.5	Reserved Parameters for Data Management	225
10.5.1	Summary Tables for Usage, Type and Format	227
10.6	Jitter and Noise Reserved Parameters	229
10.6.1	Tx only Reserved Parameters	229
10.6.2	Rx only Reserved Parameters	233
10.6.3	Summary Tables for Usage, Type and Format	243
10.7	Modulation Reserved Parameters	247
10.7.1	Summary Tables for Usage, Type and Format	252
10.8	Repeaters	254
10.8.1	Summary Tables for Usage, Type and Format	256
10.9	AMI Reserved Parameter Definitions For Link Training Communications	260
10.9.1	Training/Analysis Flow for Channels with No Repeater	264
10.9.2	Training/Analysis Flow for Channels with One Repeater	265
10.9.3	Summary Tables for Usage, Type and Format	267
10.10	Alternative AMI Analog Buffer Modeling	269
10.10.1	Transmitter Analog Circuit	269

10.10.2	Receiver Analog Circuit	270
10.10.3	Reserved Parameter Definitions	271
10.10.4	Summary Tables for Usage, Type and Format	272
10.11	Model Specific Parameters	273
10.11.1	Tapped Delay Line Example	274
10.12	Reserved Parameter and Data Type Rule Summary Tables	275
11	Interconnect Modeling	287
11.1	Introduction	287
11.2	General Interconnect Syntax Requirements	290
12	EMI Parameters	321
1	General Introduction	4
2	Statement of Intent	5
3	General Syntax Rules and Guidelines	11
3.1	File Naming Definitions	12
3.2	Syntax Rules	13
3.3	Keyword Hierarchy	14
4	File Header Information	21
5	Component Description	23
6	Buffer Modeling	42
6.1	Model Statement	42
6.2	Add Submodel Description	90
6.3	Multi-Lingual Model Extensions	103
6.3.1	Introduction	103
6.3.2	Languages Supported	104
6.3.3	Overview	104
6.3.4	Definitions	105
6.3.5	General Assumptions	105
6.3.6	Keyword Definitions	110
6.4	Test Load and Data Description	147
6.4.1	Introduction	147
6.4.2	Keyword Definitions	147
7	Package Modeling	151
7.1	Introduction	151
7.2	Rules of Precedence	151
7.3	Keyword Definitions	151
8	Electrical Board Description	167
8.1	Introduction	167
8.2	Keyword Definitions	167
9	Notes on Data Derivation Method	177
10	Algorithmic Modeling	183
10.1	Algorithmic Modeling Interface (AMI)	183
10.1.1	Introduction	183
10.1.2	Keyword Definitions	185
10.2	AMI Executable Model File Programming Guide	188
10.2.1	Overview	188
10.2.2	Application Scenarios	189

10.2.3	Function Signatures	194
10.2.4	Code Segment Examples	205
10.3	AMI Parameter Definition File Structure	206
10.3.1	Introduction	206
10.3.2	AMI Parameter Definition File Organization	206
10.3.3	Parameter Rules Summary	207
10.3.4	Reserved Word Rules	208
10.3.5	Combination and Corner Rules	215
10.3.6	Processing and Passing Parameter String Rules	216
10.3.7	Summary Table for Type and Format	217
10.4	General Reserved Parameters	217
10.4.1	Summary Tables for Usage, Type and Format	223
10.5	Reserved Parameters for Data Management	225
10.5.1	Summary Tables for Usage, Type and Format	227
10.6	Jitter and Noise Reserved Parameters	229
10.6.1	Tx only Reserved Parameters	229
10.6.2	Rx only Reserved Parameters	233
10.6.3	Summary Tables for Usage, Type and Format	243
10.7	Modulation Reserved Parameters	247
10.7.1	Summary Tables for Usage, Type and Format	252
10.8	Repeaters	254
10.8.1	Summary Tables for Usage, Type and Format	256
10.9	AMI Reserved Parameter Definitions For Link Training Communications	260
10.9.1	Training/Analysis Flow for Channels with No Repeater	264
10.9.2	Training/Analysis Flow for Channels with One Repeater	265
10.9.3	Summary Tables for Usage, Type and Format	267
10.10	Alternative AMI Analog Buffer Modeling	269
10.10.1	Transmitter Analog Circuit	269
10.10.2	Receiver Analog Circuit	270
10.10.3	Reserved Parameter Definitions	271
10.10.4	Summary Tables for Usage, Type and Format	272
10.11	Model Specific Parameters	273
10.11.1	Tapped Delay Line Example	274
10.12	Reserved Parameter and Data Type Rule Summary Tables	275
11	Interconnect Modeling	287
11.1	Introduction	287
11.2	General Interconnect Syntax Requirements	290
12	EMI Parameters	321
1	General Introduction	4
2	Statement of Intent	5
3	General Syntax Rules and Guidelines	11
3.1	File Naming Definitions	12
3.2	Syntax Rules	13
3.3	Keyword Hierarchy	14
4	File Header Information	21
5	Component Description	23

6	Buffer Modeling	42
6.1	Model Statement	42
6.2	Add Submodel Description	90
6.3	Multi Lingual Model Extensions	103
6.3.1	Introduction	103
6.3.2	Keyword Definitions	110
6.4	Test Load and Data Description	147
6.4.1	Introduction	147
6.4.2	Keyword Definitions	147
7	Package Modeling	151
7.1	Introduction	151
7.2	Rules of Precedence	151
7.3	Keyword Definitions	151
8	Electrical Board Description	167
8.1	Introduction	167
8.2	Keyword Definitions	167
9	Notes on Data Derivation Method	177
10	Algorithmic Modeling	183
10.1	Algorithmic Modeling Interface (AMI)	183
10.1.1	Introduction	183
10.1.2	Keyword Definitions	185
10.2	AMI Executable Model File Programming Guide	188
10.2.1	Overview	188
10.2.2	Application Scenarios	189
10.2.3	Function Signatures	194
10.2.4	Code Segment Examples	205
10.3	AMI Parameter Definition File Structure	206
10.3.1	Introduction	206
10.3.2	AMI Parameter Definition File Organization	206
10.3.3	Parameter Rules Summary	207
10.3.4	Reserved Word Rules	208
10.3.5	Combination and Corner Rules	215
10.3.6	Processing and Passing Parameter String Rules	216
10.3.7	Summary Table for Type and Format	217
10.4	General Reserved Parameters	217
10.4.1	Summary Tables for Usage, Type and Format	223
10.5	Reserved Parameters for Data Management	225
10.5.1	Summary Tables for Usage, Type and Format	227
10.6	Jitter and Noise Reserved Parameters	229
10.6.1	Tx only Reserved Parameters	229
10.6.2	Rx only Reserved Parameters	233
10.6.3	Summary Tables for Usage, Type and Format	243
10.7	Modulation Reserved Parameters	247
10.7.1	Summary Tables for Usage, Type and Format	252
10.8	Repeaters	254
10.8.1	Summary Tables for Usage, Type and Format	256

10.9	AMI Reserved Parameter Definitions For Link Training Communications	260
10.9.1	Training/Analysis Flow for Channels with No Repeater	264
10.9.2	Training/Analysis Flow for Channels with One Repeater	265
10.9.3	Summary Tables for Usage, Type and Format	267
10.10	Alternative AMI Analog Buffer Modeling	269
10.10.1	Transmitter Analog Circuit	269
10.10.2	Receiver Analog Circuit	270
10.10.3	Reserved Parameter Definitions	271
10.10.4	Summary Tables for Usage, Type and Format	272
10.11	Model Specific Parameters	273
10.11.1	Tapped Delay Line Example	274
10.12	Reserved Parameter and Data Type Rule Summary Tables	275
11	Interconnect Modeling	287
11.1	Introduction	287
11.2	General Interconnect Syntax Requirements	290
12	EMI Parameters	321
1	General Introduction	4
2	Statement of Intent	5
3	General Syntax Rules and Guidelines	11
3.1	File Naming Definitions	12
3.2	Syntax Rules	13
3.3	Keyword Hierarchy	14
4	File Header Information	21
5	Component Description	23
6	Buffer Modeling	42
6.1	Model Statement	42
6.2	Add Submodel Description	90
6.3	Multi Lingual Model Extensions	103
6.3.1	Introduction	103
6.3.2	Keyword Definitions	110
6.4	Test Load and Data Description	147
6.4.1	Introduction	147
6.4.2	Keyword Definitions	147
7	Package Modeling	151
7.1	Introduction	151
7.2	Rules of Precedence	151
7.3	Keyword Definitions	151
8	Electrical Board Description	167
8.1	Introduction	167
8.2	Keyword Definitions	167
9	Notes on Data Derivation Method	177
10	Algorithmic Modeling	183
10.1	Algorithmic Modeling Interface (AMI)	183
10.1.1	Introduction	183
10.1.2	Keyword Definitions	185
10.2	AMI Executable Model File Programming Guide	188

10.2.1	Overview	188
10.2.2	Application Scenarios	189
10.2.3	Function Signatures	194
10.2.4	Code Segment Examples	205
10.3	AMI Parameter Definition File Structure	206
10.3.1	Introduction	206
10.3.2	AMI Parameter Definition File Organization	206
10.3.3	Parameter Rules Summary	207
10.3.4	Reserved Word Rules	208
10.3.5	Combination and Corner Rules	215
10.3.6	Processing and Passing Parameter String Rules	216
10.3.7	Summary Table for Type and Format	217
10.4	General Reserved Parameters	217
10.4.1	Summary Tables for Usage, Type and Format	223
10.5	Reserved Parameters for Data Management	225
10.5.1	Summary Tables for Usage, Type and Format	227
10.6	Jitter and Noise Reserved Parameters	229
10.6.1	Tx only Reserved Parameters	229
10.6.2	Rx only Reserved Parameters	233
10.6.3	Summary Tables for Usage, Type and Format	243
10.7	Modulation Reserved Parameters	247
10.7.1	Summary Tables for Usage, Type and Format	252
10.8	Repeaters	254
10.8.1	Summary Tables for Usage, Type and Format	256
10.9	AMI Reserved Parameter Definitions For Link Training Communications	260
10.9.1	Training/Analysis Flow for Channels with No Repeater	264
10.9.2	Training/Analysis Flow for Channels with One Repeater	265
10.9.3	Summary Tables for Usage, Type and Format	267
10.10	Alternative AMI Analog Buffer Modeling	269
10.10.1	Transmitter Analog Circuit	269
10.10.2	Receiver Analog Circuit	270
10.10.3	Reserved Parameter Definitions	271
10.10.4	Summary Tables for Usage, Type and Format	272
10.11	Model Specific Parameters	273
10.11.1	Tapped Delay Line Example	274
10.12	Reserved Parameter and Data Type Rule Summary Tables	275
11	Interconnect Modeling	287
11.1	Introduction	287
11.2	General Interconnect Syntax Requirements	290
12	EMI Parameters	321
1	General Introduction	4
2	Statement of Intent	5
3	General Syntax Rules and Guidelines	11
3.1	File Naming Definitions	12
3.2	Syntax Rules	13
3.3	Keyword Hierarchy	14


4	File Header Information	21
5	Component Description	23
6	Buffer Modeling	42
6.1	Model Statement	42
6.2	Add Submodel Description	90
6.3	Multi-Lingual Model Extensions	103
	Introduction	103
	Keyword Definitions	110
6.4	Test Load and Data Description	147
	Introduction	147
	Keyword Definitions	147
7	Package Modeling	151
7.1	Introduction	151
7.2	Rules of Precedence	151
7.3	Keyword Definitions	151
8	Electrical Board Description	167
8.1	Introduction	167
8.2	Keyword Definitions	167
9	Notes on Data Derivation Method	177
10	Algorithmic Modeling	183
10.1	Algorithmic Modeling Interface (AMI)	183
	Introduction	183
	Keyword Definitions	185
10.2	AMI Executable Model File Programming Guide	188
	Overview — 188	
	Application Scenarios	189
	Function Signatures	195
	Code Segment Examples	205
10.3	AMI Parameter Definition File Structure	206
	Introduction	206
	AMI Parameter Definition File Organization	206
	Parameter Rules Summary	207
	Reserved Word Rules	208
	Combination and Corner Rules	215
	Processing and Passing Parameter String Rules	216
	Summary Table for Type and Format	217
10.4	General Reserved Parameters	217
	Summary Tables for Usage, Type and Format	223
10.5	Reserved Parameters for Data Management	225
	Summary Tables for Usage, Type and Format	227
10.6	Jitter and Noise Reserved Parameters	229
	Tx-only Reserved Parameters	229
	Rx-only Reserved Parameters	233
	Summary Tables for Usage, Type and Format	243
10.7	Modulation Reserved Parameters	247
	Summary Tables for Usage, Type and Format	252

10.8	Repeaters	254
	Summary Tables for Usage, Type and Format	256
10.9	AMI Reserved Parameter Definitions For Link Training Communications	260
	Training/Analysis Flow for Channels with No Repeater	264
	Training/Analysis Flow for Channels with One Repeater	265
	Summary Tables for Usage, Type and Format	267
10.10	Alternative AMI Analog Buffer Modeling	269
	Transmitter Analog Circuit	269
	Receiver Analog Circuit	270
	Reserved Parameter Definitions	271
	Summary Tables for Usage, Type and Format	272
10.11	Model Specific Parameters	273
	Tapped Delay Line Example	274
10.12	Reserved Parameter and Data Type Rule Summary Tables	275
11	EMI Parameters	287
12	Interconnect Modeling	292
	12.1 Introduction	292
	12.2 General Interconnect Syntax Requirements	295
1	General Introduction	4
2	Statement of Intent	5
3	General Syntax Rules and Guidelines	11
	3.1 File Naming Definitions	12
	3.2 Syntax Rules	13
	3.3 Keyword Hierarchy	14
4	File Header Information	21
5	Component Description	23
6	Buffer Modeling	42
	6.1 Model Statement	42
	6.2 Add Submodel Description	90
	6.3 Multi Lingual Model Extensions	103
	Introduction	103
	Keyword Definitions	110
	6.4 Test Load and Data Description	147
	Introduction	147
	Keyword Definitions	147
7	Package Modeling	151
	7.1 Introduction	151
	7.2 Rules of Precedence	151
	7.3 Keyword Definitions	151
8	Electrical Board Description	167
	8.1 Introduction	167
	8.2 Keyword Definitions	167
9	Notes on Data Derivation Method	177
10	Algorithmic Modeling	183
	10.1 Algorithmic Modeling Interface (AMI)	183
	Introduction	183

Keyword Definitions	185
10.2 AMI Executable Model File Programming Guide	188
Overview	188
Application Scenarios	189
Function Signatures	195
Code Segment Examples	205
10.3 AMI Parameter Definition File Structure	206
Introduction	206
AMI Parameter Definition File Organization	206
Parameter Rules Summary	207
Reserved Word Rules	208
Combination and Corner Rules	215
Processing and Passing Parameter String Rules	216
Summary Table for Type and Format	217
10.4 General Reserved Parameters	217
Summary Tables for Usage, Type and Format	223
10.5 Reserved Parameters for Data Management	225
Summary Tables for Usage, Type and Format	227
10.6 Jitter and Noise Reserved Parameters	229
Tx only Reserved Parameters	229
Rx only Reserved Parameters	233
Summary Tables for Usage, Type and Format	243
10.7 Modulation Reserved Parameters	247
Summary Tables for Usage, Type and Format	252
10.8 Repeaters	254
Summary Tables for Usage, Type and Format	256
10.9 AMI Reserved Parameter Definitions For Link Training Communications	260
Training/Analysis Flow for Channels with No Repeater	264
Training/Analysis Flow for Channels with One Repeater	265
Summary Tables for Usage, Type and Format	267
10.10 Alternative AMI Analog Buffer Modeling	269
Transmitter Analog Circuit	269
Receiver Analog Circuit	270
Reserved Parameter Definitions	271
Summary Tables for Usage, Type and Format	272
10.11 Model Specific Parameters	273
Tapped Delay Line Example	274
10.12 Reserved Parameter and Data Type Rule Summary Tables	275
11 EMI Parameters	285
12 Interconnect Modeling	290
12.1 Introduction	290
12.2 General Interconnect Syntax Requirements	293
1 General Introduction	4
2 Statement of Intent	5
3 General Syntax Rules and Guidelines	11
3.1 File Naming Definitions	12

3.2	Syntax Rules	13
3.3	Keyword Hierarchy	14
4	File Header Information	21
5	Component Description	23
6	Buffer Modeling	42
6.1	Model Statement	42
6.2	Add Submodel Description	90
6.3	Multi-Lingual Model Extensions	103
	Introduction	103
	Keyword Definitions	110
6.4	Test Load and Data Description	147
	Introduction	147
	Keyword Definitions	147
7	Package Modeling	151
7.1	Introduction	151
7.2	Rules of Precedence	151
7.3	Keyword Definitions	151
8	Electrical Board Description	167
8.1	Introduction	167
8.2	Keyword Definitions	167
9	Notes on Data Derivation Method	177
10	Algorithmic Modeling	183
10.1	Algorithmic Modeling Interface (AMI)	183
	Introduction	183
	Keyword Definitions	185
10.2	AMI Executable Model File Programming Guide	188
	Overview	188
	Application Scenarios	189
	Function Signatures	195
	Code Segment Examples	205
10.3	AMI Parameter Definition File Structure	206
	Introduction	206
	AMI Parameter Definition File Organization	206
	Parameter Rules Summary	207
	Reserved Word Rules	208
	Combination and Corner Rules	215
	Processing and Passing Parameter String Rules	216
	Summary Table for Type and Format	217
10.4	General Reserved Parameters	217
	Summary Tables for Usage, Type and Format	223
10.5	Reserved Parameters for Data Management	225
	Summary Tables for Usage, Type and Format	227
10.6	Jitter and Noise Reserved Parameters	229
	Tx-only Reserved Parameters	229
	Rx-only Reserved Parameters	233
	Summary Tables for Usage, Type and Format	243

10.7 Modulation Reserved Parameters 247
 Summary Tables for Usage, Type and Format 252
 10.8 Repeaters 254
 Summary Tables for Usage, Type and Format 256
 10.9 AMI Reserved Parameter Definitions For Link Training Communications 260
 Training/Analysis Flow for Channels with No Repeater 264
 Training/Analysis Flow for Channels with One Repeater 265
 Summary Tables for Usage, Type and Format 267
 10.10 Alternative AMI Analog Buffer Modeling 269
 Transmitter Analog Circuit



Receiver Analog Circuit 269
 Reserved Parameter Definitions 271
 Summary Tables for Usage, Type and Format 272
 10.11 Model Specific Parameters 273
 Tapped Delay Line Example 274
 10.12 Reserved Parameter and Data Type Rule Summary Tables 275
 11 EMI Parameters 285
 12 Interconnect Modeling 290
 12.1 Introduction 290
 12.2 General Interconnect Syntax Requirements 293
 1 General Introduction 4
 2 Statement of Intent 5
 3 General Syntax Rules and Guidelines 11
 3.1 File Naming Definitions 12
 3.2 Syntax Rules 13
 3.3 Keyword Hierarchy 14
 4 File Header Information 21
 5 Component Description 23
 6 Buffer Modeling 42
 6.1 Model Statement 42
 6.2 Add Submodel Description 90
 6.3 Multi-Lingual Model Extensions 103
 Introduction 103
 6.4 Test Load and Data Description 147

	Introduction.....	147
7	Package Modeling.....	151
7.1	Introduction.....	151
7.2	Rules of Precedence.....	151
7.3	Keywords for Use With [Package Model].....	151
8	Electrical Board Description.....	167
8.1	Introduction.....	167
8.2	Keyword Definitions.....	167
9	Notes on Data Derivation Method.....	177
10	Algorithmic Modeling.....	183
10.1	Algorithmic Modeling Interface (AMI).....	183
	Introduction.....	183
	Keyword Definitions.....	185
10.2	AMI Executable Model File Programming Guide.....	188
	Overview.....	188
	Application Scenarios.....	189
	Function Signatures.....	194
	Code Segment Examples.....	205
10.3	AMI Parameter Definition File Structure.....	206
	Introduction.....	206
	AMI Parameter Definition File Organization.....	206
	Parameter Rules Summary.....	207
	Reserved Word Rules.....	208
	Combination and Corner Rules.....	215
	Processing and Passing Parameter String Rules.....	216
10.4	General Reserved Parameters.....	217
10.5	Reserved Parameters for Data Management.....	225
10.6	Jitter and Noise Reserved Parameters.....	229
	Tx only Reserved Parameters.....	229
	Rx only Reserved Parameters.....	233
10.7	Modulation Reserved Parameters.....	247
10.8	Repeaters.....	254
10.9	AMI Reserved Parameter Definitions For Link Training Communications.....	260
	Training/Analysis Flow for Channels with No Repeater.....	266
	Training/Analysis Flow for Channels with One Repeater.....	266
10.10	Alternative AMI Analog Buffer Modeling.....	269
	Reserved Parameter Definitions.....	271
10.11	Model Specific Parameters.....	273
	Tapped Delay Line Example.....	274
10.12	Reserved Parameter and Data Type Rule Summary Tables.....	275
11	EMI Parameters.....	285
12	Interconnect Modeling.....	290
12.1	Introduction.....	290
12.2	General Interconnect Syntax Requirements.....	293
1	General Introduction.....	4
2	Statement of Intent.....	5

3	General Syntax Rules and Guidelines	11
3.1	File Naming Definitions	12
3.2	Syntax Rules	13
3.3	Keyword Hierarchy	14
4	File Header Information	21
5	Component Description	23
6	Buffer Modeling	42
6.1	Model Statement	42
6.2	Add Submodel Description	90
6.3	Multi-Lingual Model Extensions	103
6.4	Test Load and Data Description	147
7	Package Modeling	151
7.1	Introduction	151
7.2	Rules of Precedence	151
7.3	Keywords for Use With [Package Model]	151
8	Electrical Board Description	167
9	Notes on Data Derivation Method	177
10	Algorithmic Modeling	183
10.1	Algorithmic Modeling Interface (AMI)	183
10.2	AMI Executable Model File Programming Guide	188
	Overview	188
	Application Scenarios	189
	Function Signatures	194
	Code Segment Examples	205
10.3	AMI Parameter Definition File Structure	206
10.4	General Reserved Parameters	217
10.5	Reserved Parameters for Data Management	225
10.6	Jitter and Noise Reserved Parameters	229
10.6.1	Tx only Reserved Parameters	229
10.6.2	Rx only Reserved Parameters	233
10.7	Modulation Reserved Parameters	247
10.8	Repeaters	254
10.9	AMI Reserved Parameter Definitions For Link Training Communications	260
10.10	Alternative AMI Analog Buffer Modeling	269
10.10.1	Reserved Parameter Definitions	271
10.11	Model Specific Parameters	273
10.11.1	Tapped Delay Line Example	274
10.12	Reserved Parameter and Data Type Rule Summary Tables	275
11	EMI Parameters	285
12	Interconnect Modeling	290
12.1	Introduction	290
12.2	General Interconnect Syntax Requirements	293
1	General Introduction	4
2	Statement of Intent	5
3	General Syntax Rules and Guidelines	11
3.1	File Naming Definitions	12

3.2	Syntax Rules	13
3.3	Keyword Hierarchy	14
4	File Header Information	21
5	Component Description	23
6	Buffer Modeling	42
6.1	Model Statement	42
6.2	Add Submodel Description	90
6.3	Multi-Lingual Model Extensions	103
6.4	Test Load and Data Description	147
7	Package Modeling	151
7.1	Introduction	151
7.2	Rules of Precedence	151
7.3	Keywords for Use With [Package Model]	151
8	Electrical Board Description	167
9	Notes on Data Derivation Method	177
10	Algorithmic Modeling	183
10.1	Algorithmic Modeling Interface (AMI)	183
10.2	AMI Executable Model File Programming Guide	188
	Overview	188
	Application Scenarios	189
	Function Signatures	194
	Code Segment Examples	205
10.3	AMI Parameter Definition File Structure	206
10.4	General Reserved Parameters	217
10.5	Reserved Parameters for Data Management	225
10.6	Jitter and Noise Reserved Parameters	229
10.6.1	Tx only Reserved Parameters	229
10.6.2	Rx only Reserved Parameters	233
10.7	Modulation Reserved Parameters	247
10.8	Repeaters	254
10.9	AMI Reserved Parameter Definitions For Link Training Communications	260
10.10	Alternative AMI Analog Buffer Modeling	269
10.10.1	Reserved Parameter Definitions	271
10.11	Model Specific Parameters	273
10.11.1	Tapped Delay Line Example	274
10.12	Reserved Parameter and Data Type Rule Summary Tables	275
11	EMI Parameters	285
12	Interconnect Modeling	290
12.1	Introduction	290
12.2	General Interconnect Syntax Requirements	293
	Param	299
1	General Introduction	4
2	Statement of Intent	5
3	General Syntax Rules and Guidelines	11
3.1	File Naming Definitions	12
3.2	Syntax Rules	13

3.3	Keyword Hierarchy	14
4	File Header Information	21
5	Component Description	23
6	Buffer Modeling	42
6.1	Model Statement	42
6.2	Add Submodel Description	90
6.3	Multi-Lingual Model Extensions	103
6.4	Test Load and Data Description	147
7	Package Modeling	151
7.1	Introduction	151
7.2	Rules of Precedence	151
7.3	Keywords for Use With [Package Model]	151
8	Electrical Board Description	167
9	Notes on Data Derivation Method	177
10	Algorithmic Modeling	183
10.1	Algorithmic Modeling Interface (AMI)	183
10.2	AMI Executable Model File Programming Guide	188
	Overview	188
	Application Scenarios	189
	Function Signatures	194
	Code Segment Examples	205
10.3	AMI Parameter Definition File Structure	206
10.4	General Reserved Parameters	217
10.5	Reserved Parameters for Data Management	225
10.6	Jitter and Noise Reserved Parameters	229
10.6.1	Tx-only Reserved Parameters	229
10.6.2	Rx-only Reserved Parameters	233
10.7	Modulation Reserved Parameters	247
10.8	Repeaters	254
10.9	AMI Reserved Parameter Definitions For Link Training Communications	260
10.10	Alternative AMI Analog Buffer Modeling	269
10.10.1	Reserved Parameter Definitions	271
10.11	Model-Specific Parameters	273
10.11.1	Tapped Delay Line Example	274
10.12	Reserved Parameter and Data Type Rule Summary Tables	275
11	EMI Parameters	285
12	Interconnect Modeling	290
12.1	Introduction	290
12.2	General Interconnect Syntax Requirements	293
	Param	298
1	General Introduction	4
2	Statement of Intent	5
3	General Syntax Rules and Guidelines	11
3.1	File Naming Definitions	12
3.2	Syntax Rules	13
3.3	Keyword Hierarchy	14

4	File Header Information	21
5	Component Description	23
6	Buffer Modeling	42
6.1	Model Statement	42
6.2	Add Submodel Description	90
6.3	Multi-Lingual Model Extensions	103
6.4	Test Load and Data Description	147
7	Package Modeling	151
7.1	Introduction	151
7.2	Rules of Precedence	151
7.3	Keywords for Use With [Package Model]	151
8	Electrical Board Description	167
9	Notes on Data Derivation Method	177
10	Algorithmic Modeling	183
10.1	Algorithmic Modeling Interface (AMI)	183
10.2	AMI Executable Model File Programming Guide	188
	Overview	188
	Application Scenarios	189
	Function Signatures	194
	Code Segment Examples	205
10.3	AMI Parameter Definition File Structure	206
10.4	General Reserved Parameters	217
10.5	Reserved Parameters for Data Management	225
10.6	Jitter and Noise Reserved Parameters	229
	10.6.1 Tx-only Reserved Parameters	229
	10.6.2 Rx-only Reserved Parameters	233
10.7	Modulation Reserved Parameters	247
10.8	Repeaters	254
10.9	AMI Reserved Parameter Definitions For Link Training Communications	260
10.10	Alternative AMI Analog Buffer Modeling	269
	10.10.1 Reserved Parameter Definitions	271
	10.11 Model Specific Parameters	273
	10.11.1 Tapped Delay Line Example	274
10.12	Reserved Parameter and Data Type Rule Summary Tables	275
11	EMI Parameters	285
12	Interconnect Modeling	290
	12.1 Introduction	290
	12.2 General Interconnect Syntax Requirements	293
	Param	298
1	General Introduction	3
2	Statement of Intent	4
3	Syntax Rules	10
3.1	FILE NAMING DEFINITIONS	12
	1.1	12
	3.2 Keyword Hierarchy	13
4	File Header Information	19

5	Component Description.....	21
6	Buffer Modeling.....	40
6.1	Model Statement.....	40
6.2	Add Submodel Description.....	87
6.3	Multi-Lingual Model Extensions.....	100
6.4	Test Load and Data Description.....	144
7	Package Modeling.....	148
8	Electrical Board Description.....	164
9	Notes on Data Derivation Method.....	174
10	Algorithmic Modeling.....	180
10.1	Algorithmic Modeling Interface (AMI).....	180
10.2	AMI Executable Model File Programming Guide.....	185
	Overview.....	185
	Application Scenarios.....	186
	Function Signatures.....	191
	Code Segment Examples.....	202
10.3	AMI Parameter Definition File Structure.....	203
10.4	GENERAL RESERVED PARAMETERS.....	214
10.5	Reserved Parameters for Data Management.....	223
10.6	Jitter and Noise Reserved Parameters.....	227
10.7	Modulation Reserved Parameters.....	245
10.8	Repeaters.....	253
10.9	AMI Reserved Parameter DEFINITIONS For Link training Communications.....	259
10.10	ALTERNATIVE AMI ANALOG BUFFER MODELING.....	268
10.11	Reserved Parameter DEFINITIONS.....	270
11	EMI Parameters.....	282
12	INTERCONNECT MODELING.....	287
	Param.....	295
1	General Introduction.....	3
2	Statement of Intent.....	4
3	Syntax Rules.....	10
3.1	FILE NAMING DEFINITIONS.....	12
3.1.1	12.....	12
3.2	Keyword Hierarchy.....	13
4	File Header Information.....	19
5	Component Description.....	21
6	Buffer Modeling.....	40
6.1	Model Statement.....	40
6.2	Add Submodel Description.....	87
6.3	Multi-Lingual Model Extensions.....	100
6.4	Test Load and Data Description.....	144
7	Package Modeling.....	148
8	Electrical Board Description.....	164
9	Notes on Data Derivation Method.....	174
10	Algorithmic Modeling.....	180
10.1	Algorithmic Modeling Interface (AMI).....	180

10.2	AMI Executable Model File Programming Guide	185
	Overview	185
	Application Scenarios	186
	Function Signatures	191
	Code Segment Examples	202
10.3	AMI Parameter Definition File Structure	203
10.4	GENERAL RESERVED PARAMETERS	214
10.5	Reserved Parameters for Data Management	223
10.6	Jitter and Noise Reserved Parameters	227
10.7	Modulation Reserved Parameters	245
10.8	Repeaters	253
10.9	AMI Reserved Parameter DEFINITIONS For Link training Communications	259
10.10	ALTERNATIVE AMI ANALOG BUFFER MODELING	268
10.11	Reserved Parameter DEFINITIONS	270
11	EMI Parameters	282
12	INTERCONNECT MODELING	287
	Param	295
1	General Introduction	3
2	Statement of Intent	4
3	Syntax Rules	10
3.1	FILE NAMING DEFINITIONS	12
1.1	12	
3.2	Keyword Hierarchy	13
4	File Header Information	19
5	Component Description	21
6	Buffer Modeling	40
6.1	Model Statement	40
6.2	Add Submodel Description	87
6.3	Multi-Lingual Model Extensions	100
6.4	Test Load and Data Description	144
7	Package Modeling	148
8	Electrical Board Description	164
9	Notes on Data Derivation Method	174
10	Algorithmic Modeling	180
10.1	Algorithmic Modeling Interface (AMI)	180
10.2	AMI Executable Model File Programming Guide	185
	Overview	185
	Application Scenarios	186
	Function Signatures	191
	Code Segment Examples	202
10.3	AMI Parameter Definition File Structure	203
10.4	GENERAL RESERVED PARAMETERS	214
10.5	Reserved Parameters for Data Management	223
10.6	Jitter and Noise Reserved Parameters	227
10.7	Modulation Reserved Parameters	245
10.8	Repeaters	253

10.9	AMI Reserved Parameter DEFINITIONs For Link training Communications	259
10.10	ALTERNATIVE AMI ANALOG BUFFER MODELING	268
10.11	Reserved Parameter DEFINITIONs	270
11	EMI Parameters	282
12	INTERCONNECT MODELING	287
	Param	296
1	General Introduction	3
2	Statement of Intent	4
3	Syntax Rules	10
3.1	FILE NAMING DEFINITIONS	12
1.1	12	
3.2	Keyword Hierarchy	13
4	File Header Information	19
5	Component Description	21
6	Buffer Modeling	40
6.1	Model Statement	40
6.2	Add Submodel Description	87
6.3	Multi-Lingual Model Extensions	100
6.4	Test Load and Data Description	144
7	Package Modeling	148
8	Electrical Board Description	164
9	Notes on Data Derivation Method	174
10	Algorithmic Modeling	180
10.1	Algorithmic Modeling Interface (AMI)	180
10.2	AMI Executable Model File Programming Guide	185
	Overview	185
	Application Scenarios	186
	Function Signatures	191
	Code Segment Examples	202
10.3	AMI Parameter Definition File Structure	203
10.4	GENERAL RESERVED PARAMETERS	214
10.5	Reserved Parameters for Data Management	223
10.6	Jitter and Noise Reserved Parameters	227
10.7	Modulation Reserved Parameters	245
10.8	Repeaters	253
10.9	AMI Reserved Parameter DEFINITIONs For Link training Communications	259
10.10	ALTERNATIVE AMI ANALOG BUFFER MODELING	268
10.11	Reserved Parameter DEFINITIONs	270
11	EMI Parameters	282
	Param	296
1	General Introduction	3
2	Statement of Intent	4
3	General Syntax Rules and Guidelines	9
3.1	Keyword Hierarchy	11
4	File Header Information	18
5	Component Description	20

- Formatted: Default Paragraph Font
- Formatted: Default Paragraph Font
- Formatted: Default Paragraph Font
- Formatted: Default Paragraph Font
- Formatted: Default Paragraph Font
- Formatted: Default Paragraph Font, Check spelling and grammar
- Formatted: Default Paragraph Font, Check spelling and grammar
- Formatted: Default Paragraph Font
- Formatted: Default Paragraph Font
- Formatted: Default Paragraph Font
- Formatted: Default Paragraph Font

Figures

Figure 1 Example of File Naming Definitions 14

Figure 2 Reference Load Connections 48

Figure 3 Single Ended or True Differential Buffer 49

Figure 4 Receiver Voltage with Hysteresis Thresholds 52

Figure 5 Receiver Voltage with Static and Dynamic Overshoot Limits 53

Figure 6 Receiver Voltage with Dynamic Area Overshoot Limits 54

Figure 7 Receiver Voltage with Pulse Immunity Thresholds 55

Figure 8 Low State (Logic Zero) Isso_{pd} Data Collection 72

Figure 9 High State (Logic One) Isso_{pu} Data Collection 73

Figure 10 Reference Data Collection 74

Figure 11 Reference Data Collection with Supply Modulation 74

Figure 12 [Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data 77

Figure 13 Series Element Associations 79

Figure 14 [Series Current] Voltage Priority and Current Direction 80

Figure 15 [Series MOSFET] Voltage Polarities and Current Direction 81

Figure 16 [Rising Waveform] and [Falling Waveform] Fixtures 85

Figure 17 [External Reference] Used Only for Non-driver Modes 88

Figure 18 [Composite Current] Internal Current Paths 89

Figure 19 [GND Pulse Table] Waveforms at Die 98

Figure 20 Port Names for I/O Buffer 111

Figure 21 Port Names for Series Switch 111

Figure 22 Example Showing [External Circuit] Ports 112

Figure 23 AMS Model Unit, Using an I/O Buffer as an Example 113

Figure 24 An Analog Only Model Unit, Using an I/O Buffer as an Example 114

Figure 25 Example of an [External Model] I/O Buffer using SPICE, Verilog A(MS), or VHDL A(MS) 121

Figure 26 Example SPICE, IBIS ISS, Verilog A(MS) or VHDL A(MS) Implementation 123

Figure 27 Example * AMS Implementation 124

Figure 28 Port Names for True Differential I/O Buffer 125

Figure 29 Example SPICE, IBIS ISS, Verilog A(MS) or VHDL A(MS) Implementation of a True Differential Buffer 126

Figure 30 Reference Example for [Node Declarations] Keyword 148

Figure 31 [Test Load] Elements and Placement 153

Figure 32 Package Matrix Voltage Polarities and Current Directions 164

Figure 33 SIMM Package Path Example 176

Figure 34 Fork and Endfork in [Path Description] 177

Figure 35 Discrete Series Element in [Path Description] 177

Figure 36 Series Passive Components as Differential Termination 178

Figure 37 Paths Connected by Series Resistors as Differential Terminators 179

Figure 38 Example of TTgnd Extraction Setup 185

Figure 39 Example of Series MOSFET Table Extraction 186

Figure 40 Repeater Model 258

Figure 41 Repeater Link 261

Figure 42 Transmitter Analog Circuit 273

Figure 43 Receiver Analog Circuit 274

Formatted: TOC Heading, Tab stops: Not at 6.65"

Formatted: Font: (Default) Times New Roman, 12 pt, Check spelling and grammar

Figure 44	Example Interconnect Model Structure	291
Figure 45	Package Substrate I/O Paths	293
Figure 46	Package Substrate Rail Terminals	294
Figure 47	Aggressor Only Examples	306
Figure 48	A Special Case with Aggressor Only	307
Figure 49	Electrical Connections for Full Buffer Pin Model with Power Routing	313
Figure 50	Electrical Terminals for Full Buffer Pin Model with Power Routing	314
Figure 1	Example of File Naming Definitions	16
Figure 2	Reference Load Connections	50
Figure 3	Single Ended or True Differential Buffer	51
Figure 4	Receiver Voltage with Hysteresis Thresholds	54
Figure 5	Receiver Voltage with Static and Dynamic Overshoot Limits	55
Figure 6	Receiver Voltage with Dynamic Area Overshoot Limits	56
Figure 7	Receiver Voltage with Pulse Immunity Thresholds	57
Figure 8	Low State (Logic Zero) Isso_pd Data Collection	74
Figure 9	High State (Logic One) Isso_pu Data Collection	75
Figure 10	Reference Data Collection	76
Figure 11	Reference Data Collection with Supply Modulation	76
Figure 12	[Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data	79
Figure 13	Series Element Associations	81
Figure 14	[Series Current] Voltage Priority and Current Direction	82
Figure 15	[Series MOSFET] Voltage Polarities and Current Direction	83
Figure 16	[Rising Waveform] and [Falling Waveform] Fixtures	87
Figure 17	[External Reference] Used Only for Non-driver Modes	90
Figure 18	[Composite Current] Internal Current Paths	91
Figure 19	[GND Pulse Table] Waveforms at Die	100
Figure 20	Port Names for I/O Buffer	113
Figure 21	Port Names for Series Switch	113
Figure 22	Example Showing [External Circuit] Ports	114
Figure 23	AMS Model Unit, Using an I/O Buffer as an Example	115
Figure 24	An Analog Only Model Unit, Using an I/O Buffer as an Example	116
Figure 25	Example of an [External Model] I/O Buffer using SPICE, Verilog A(MS), or VHDL A(MS)	123
Figure 26	Example SPICE, IBIS ISS, Verilog A(MS) or VHDL A(MS) Implementation	125
Figure 27	Example * AMS Implementation	126
Figure 28	Port Names for True Differential I/O Buffer	127
Figure 29	Example SPICE, IBIS ISS, Verilog A(MS) or VHDL A(MS) Implementation of a True Differential Buffer	128
Figure 30	Reference Example for [Node Declarations] Keyword	150
Figure 31	[Test Load] Elements and Placement	155
Figure 32	Package Matrix Voltage Polarities and Current Directions	166
Figure 33	SIMM Package Path Example	178
Figure 34	Fork and Endfork in [Path Description]	179
Figure 35	Discrete Series Element in [Path Description]	179
Figure 36	Series Passive Components as Differential Termination	180
Figure 37	Paths Connected by Series Resistors as Differential Terminators	181

Figure 38 – Example of T _T nd Extraction Setup	187
Figure 39 – Example of Series MOSFET Table Extraction	188
Figure 40 – Repeater Model	260
Figure 41 – Repeater Link	263
Figure 42 – Transmitter Analog Circuit	275
Figure 43 – Receiver Analog Circuit	276
Figure 44 – Example Interconnect Model Structure	293
Figure 45 – Package Substrate I/O Paths	295
Figure 46 – Package Substrate Rail Terminals	296
Figure 47 – Aggressor Only Examples	308
Figure 48 – A Special Case with Aggressor Only	309
Figure 49 – Electrical Connections for Full Buffer Pin Model with Power Routing	315
Figure 50 – Electrical Terminals for Full Buffer Pin Model with Power Routing	316
Figure 1 – Example of File Naming Definitions	961516
Figure 2 – Reference Load Connections.....	1394950
Figure 3 – Single-Ended or True Differential Buffer	1395051
Figure 4 – Receiver Voltage with Hysteresis Thresholds.....	1425354
Figure 5 – Receiver Voltage with Static and Dynamic Overshoot Limits	1445455
Figure 6 – Receiver Voltage with Dynamic Area Overshoot Limits	1455556
Figure 7 – Receiver Voltage with Pulse Immunity Thresholds	1465657
Figure 8 – Low State (Logic Zero) Isso _{pd} Data Collection	1637374
Figure 9 – High State (Logic One) Isso _{pu} Data Collection	1647475
Figure 10 – Reference Data Collection.....	1657576
Figure 11 – Reference Data Collection with Supply Modulation	1657576
Figure 12 – [R _{gnd}], [R _{power}], [R _{ac}], [C _{ac}] in Relation to Package and Buffer Data	1687879
Figure 13 – Series Element Associations	1708081
Figure 14 – [Series Current] Voltage Priority and Current Direction	1718182
Figure 15 – [Series MOSFET] Voltage Polarities and Current Direction	1728283
Figure 16 – [Rising Waveform] and [Falling Waveform] Fixtures	1768687
Figure 17 – [External Reference] - Used Only for Non-driver Modes.....	1798990
Figure 18 – [Composite Current] Internal Current Paths	1809091
Figure 19 – [GND Pulse Table] Waveforms at Die.....	19099100
Figure 20 – Port Names for I/O Buffer.....	204113114
Figure 21 – Port Names for Series Switch.....	204113114
Figure 22 – Example Showing [External Circuit] Ports	205114115
Figure 23 – AMS Model Unit, Using an I/O Buffer as an Example	207115116
Figure 24 – An Analog-Only Model Unit, Using an I/O Buffer as an Example	207116117
Figure 25 – Multi-lingual [External Model] I/O Buffer	215123124
Figure 26 – Multi-lingual Pseudo-differential I/O Buffer	217125126
Figure 27 – Multi-lingual *-AMS I/O Buffers	218126127
Figure 28 – Port Names for True Differential I/O Buffer.....	219127128
Figure 29 – Multi-lingual True Differential Buffer.....	220128129
Figure 30 – Reference Example for [Node Declarations] Keyword.....	244150151
Figure 31 – [Test Load] Elements and Placement	250155156
Figure 32 – Package Matrix Voltage Polarities and Current Directions	261166167

Figure 33 – SIMM Package Path Example.....	273478179
Figure 34 – Fork and Endfork in [Path Description].....	274479180
Figure 35 – Discrete Series Element in [Path Description].....	274479180
Figure 36 – Series Passive Components as Differential Termination.....	275180181
Figure 37 – Paths Connected by Series Resistors as Differential Terminators.....	277481182
Figure 38 – Example of TTgnd Extraction Setup.....	283487188
Figure 39 – Example of Series MOSFET Table Extraction.....	284188189
Figure 40 – Repeater Model.....	369260
Figure 41 – Repeater Link.....	373263
Figure 42 – Transmitter Analog Circuit.....	387274275
Figure 43 – Receiver Analog Circuit.....	388275276
Figure 44 – Example Interconnect Model Structure.....	415292293
Figure 45 – Package Substrate I/O Paths.....	417294295
Figure 46 – Package Substrate Rail Terminals.....	418295296
Figure 47 – Aggressor Only Examples.....	430306308
Figure 48 – A Special Case with Aggressor Only.....	431307309
Figure 49 – Electrical Connections for Full Buffer Pin Model with Power Routing.....	437313315
Figure 50 – Electrical Terminals for Full Buffer Pin Model with Power Routing.....	438314316
Figure 1 – Example of File Naming Definitions.....	16
Figure 2 – Reference Load Connections.....	50
Figure 3 – Single Ended or True Differential Buffer.....	51
Figure 4 – Receiver Voltage with Hysteresis Thresholds.....	54
Figure 5 – Receiver Voltage with Static and Dynamic Overshoot Limits.....	55
Figure 6 – Receiver Voltage with Dynamic Area Overshoot Limits.....	56
Figure 7 – Receiver Voltage with Pulse Immunity Thresholds.....	57
Figure 8 – Low State (Logic Zero) Isso -pd Data Collection.....	74
Figure 9 – High State (Logic One) Isso -pu Data Collection.....	75
Figure 10 – Reference Data Collection.....	76
Figure 11 – Reference Data Collection with Supply Modulation.....	76
Figure 12 – [Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data.....	79
Figure 13 – Series Element Associations.....	81
Figure 14 – [Series Current] Voltage Priority and Current Direction.....	82
Figure 15 – [Series MOSFET] Voltage Polarities and Current Direction.....	83
Figure 16 – [Rising Waveform] and [Falling Waveform] Fixtures.....	87
Figure 17 – [External Reference] – Used Only for Non-driver Modes.....	90
Figure 18 – [Composite Current] Internal Current Paths.....	91
Figure 19 – [GND Pulse Table] Waveforms at Die.....	100
Figure 20 – Port Names for I/O Buffer.....	114
Figure 21 – Port Names for Series Switch.....	114
Figure 22 – Example Showing [External Circuit] Ports.....	115
Figure 23 – AMS Model Unit, Using an I/O Buffer as an Example.....	116
Figure 24 – An Analog Only Model Unit, Using an I/O Buffer as an Example.....	117
Figure 25 – Multi-lingual [External Model] I/O Buffer.....	124
Figure 26 – Multi-lingual Pseudo-differential I/O Buffer.....	126
Figure 27 – Multi-lingual * AMS I/O Buffers.....	127

Figure 28	Port Names for True Differential I/O Buffer	128
Figure 29	Multi-lingual True Differential Buffer	129
Figure 30	Reference Example for [Node Declarations] Keyword	151
Figure 31	[Test Load] Elements and Placement	156
Figure 32	Package Matrix Voltage Polarities and Current Directions	167
Figure 33	SIMM Package Path Example	179
Figure 34	Fork and Endfork in [Path Description]	180
Figure 35	Discrete Series Element in [Path Description]	180
Figure 36	Series Passive Components as Differential Termination	181
Figure 37	Paths Connected by Series Resistors as Differential Terminators	182
Figure 38	Example of TTgnd Extraction Setup	188
Figure 39	Example of Series MOSFET Table Extraction	189
Figure 40	Repeater Model	260
Figure 41	Repeater Link	263
Figure 42	Transmitter Analog Circuit	275
Figure 43	Receiver Analog Circuit	276
Figure 44	Example Intereconnect Model Structure	293
Figure 45	Package Substrate I/O Paths	295
Figure 46	Package Substrate Rail Terminals	296
Figure 47	Aggressor Only Examples	308
Figure 48	A Special Case with Aggressor Only	309
Figure 49	Electrical Connections for Full Buffer Pin Model with Power Routing	316
Figure 50	Electrical Terminals for Full Buffer Pin Model with Power Routing	317
Figure 1	Example of File Naming Definitions	16
Figure 2	Reference Load Connections	50
Figure 3	Single Ended or True Differential Buffer	51
Figure 4	Receiver Voltage with Hysteresis Thresholds	54
Figure 5	Receiver Voltage with Static and Dynamic Overshoot Limits	55
Figure 6	Receiver Voltage with Dynamic Area Overshoot Limits	56
Figure 7	Receiver Voltage with Pulse Immunity Thresholds	57
Figure 8	Low State (Logic Zero) Isso_pd Data Collection	74
Figure 9	High State (Logic One) Isso_pu Data Collection	75
Figure 10	Reference Data Collection	76
Figure 11	Reference Data Collection with Supply Modulation	76
Figure 12	[Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data	79
Figure 13	Series Element Associations	81
Figure 14	[Series Current] Voltage Priority and Current Direction	82
Figure 15	[Series MOSFET] Voltage Polarities and Current Direction	83
Figure 16	[Rising Waveform] and [Falling Waveform] Fixtures	87
Figure 17	[External Reference] Used Only for Non-driver Modes	90
Figure 18	[Composite Current] Internal Current Paths	91
Figure 19	[GND Pulse Table] Waveforms at Die	100
Figure 20	Port Names for I/O Buffer	114
Figure 21	Port Names for Series Switch	114
Figure 22	Example Showing [External Circuit] Ports	115

Figure 23	AMS Model Unit, Using an I/O Buffer as an Example	116
Figure 24	An Analog Only Model Unit, Using an I/O Buffer as an Example	117
Figure 25	Multi-lingual [External Model] I/O Buffer	124
Figure 26	Multi-lingual Pseudo-differential I/O Buffer	126
Figure 27	Multi-lingual * AMS I/O Buffers	127
Figure 28	Port Names for True Differential I/O Buffer	128
Figure 29	Multi-lingual True Differential Buffer	129
Figure 30	Reference Example for [Node Declarations] Keyword	151
Figure 31	[Test Load] Elements and Placement	156
Figure 32	Package Matrix Voltage Polarities and Current Directions	167
Figure 33	SIMM Package Path Example	179
Figure 34	Fork and Endfork in [Path Description]	180
Figure 35	Discrete Series Element in [Path Description]	180
Figure 36	Series Passive Components as Differential Termination	181
Figure 37	Paths Connected by Series Resistors as Differential Terminators	182
Figure 38	Example of TTgnd Extraction Setup	188
Figure 39	Example of Series MOSFET Table Extraction	189
Figure 40	Repeater Model	260
Figure 41	Repeater Link	263
Figure 42	Transmitter Analog Circuit	275
Figure 43	Receiver Analog Circuit	276
Figure 44	Example Interconnect Model Structure	294
Figure 45	Package Substrate I/O Paths	296
Figure 46	Package Substrate Rail Terminals	297
Figure 47	Aggressor Only Examples	309
Figure 48	A Special Case with Aggressor Only	310
Figure 49	Electrical Connections for Full Buffer Pin Model with Power Routing	317
Figure 50	Electrical Terminals for Full Buffer Pin Model with Power Routing	318
Figure 1	Example of File Naming Definitions	16216
Figure 2	Reference Load Connections	50250
Figure 3	Single Ended or True Differential Buffer	51251
Figure 4	Receiver Voltage with Hysteresis Thresholds	54254
Figure 5	Receiver Voltage with Static and Dynamic Overshoot Limits	55255
Figure 6	Receiver Voltage with Dynamic Area Overshoot Limits	56256
Figure 7	Receiver Voltage with Pulse Immunity Thresholds	57257
Figure 8	Low State (Logic Zero) Isso_pd Data Collection	74274
Figure 9	High State (Logic One) Isso_pu Data Collection	75275
Figure 10	Reference Data Collection	76276
Figure 11	Reference Data Collection with Supply Modulation	76276
Figure 12	[Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data	79279
Figure 13	Series Element Associations	81281
Figure 14	[Series Current] Voltage Priority and Current Direction	82282
Figure 15	[Series MOSFET] Voltage Polarities and Current Direction	83283
Figure 16	[Rising Waveform] and [Falling Waveform] Fixtures	87287
Figure 17	[External Reference] Used Only for Non-driver Modes	90290

Figure 18	[Composite Current] Internal Current Paths	91291
Figure 19	[GND Pulse Table] Waveforms at Die.....	1002100
Figure 20	Port Names for I/O Buffer.....	1132113
Figure 21	Port Names for Series Switch.....	1132113
Figure 22	Example Showing [External Circuit] Ports.....	1142114
Figure 23	AMS Model Unit, Using an I/O Buffer as an Example	1162116
Figure 24	An Analog Only Model Unit, Using an I/O Buffer as an Example	1162116
Figure 25	Multi-lingual [External Model] I/O Buffer	1232123
Figure 26	Multi-lingual Pseudo-differential I/O Buffer	1252125
Figure 27	Multi-lingual * AMS I/O Buffers	1262126
Figure 28	Port Names for True Differential I/O Buffer.....	1272127
Figure 29	Multi-lingual True Differential Buffer.....	1282128
Figure 30	Reference Example for [Node Declarations] Keyword.....	1502150
Figure 31	[Test Load] Elements and Placement.....	1552155
Figure 32	Package Matrix Voltage Polarities and Current Directions	1662166
Figure 33	SIMM Package Path Example.....	1782178
Figure 34	Fork and Endfork in [Path Description].....	1792179
Figure 35	Discrete Series Element in [Path Description].....	1792179
Figure 36	Series Passive Components as Differential Termination	1802180
Figure 37	Paths Connected by Series Resistors as Differential Terminators	1812181
Figure 38	Example of TTgnd Extraction Setup.....	1872187
Figure 39	Example of Series MOSFET Table Extraction	1882188
Figure 40	Repeater Model.....	2612261
Figure 41	Repeater Link.....	2642264
Figure 42	Transmitter Analog Circuit	2742275
Figure 43	Receiver Analog Circuit.....	2742276
Figure 44	Example Interconnect Model Structure.....	2742293
Figure 45	Package Substrate I/O Paths.....	2742295
Figure 46	Package Substrate Rail Terminals.....	2742296
Figure 47	Aggressor Only Examples.....	2742308
Figure 48	A Special Case with Aggressor Only.....	2742309
Figure 49	Electrical Connections for Full Buffer Pin Model with Power Routing	2742316
Figure 50	Electrical Terminals for Full Buffer Pin Model with Power Routing	2742317
Figure 1	Example of File Naming Definitions	16
Figure 2	Reference Load Connections.....	50
Figure 3	Single Ended or True Differential Buffer	51
Figure 4	Receiver Voltage with Hysteresis Thresholds.....	54
Figure 5	Receiver Voltage with Static and Dynamic Overshoot Limits	55
Figure 6	Receiver Voltage with Dynamic Area Overshoot Limits	56
Figure 7	Receiver Voltage with Pulse Immunity Thresholds	57
Figure 8	Low State (Logic Zero) Isso _{pd} Data Collection	74
Figure 9	High State (Logic One) Isso _{pu} Data Collection.....	75
Figure 10	Reference Data Collection.....	76
Figure 11	Reference Data Collection with Supply Modulation	76
Figure 12	[Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data	79

Figure 13	Series Element Associations	81
Figure 14	[Series Current] Voltage Priority and Current Direction	82
Figure 15	[Series MOSFET] Voltage Polarities and Current Direction	83
Figure 16	[Rising Waveform] and [Falling Waveform] Fixtures	87
Figure 17	[External Reference] Used Only for Non-driver Modes	90
Figure 18	[Composite Current] Internal Current Paths	91
Figure 19	[GND Pulse Table] Waveforms at Die	100
Figure 20	Port Names for I/O Buffer	113
Figure 21	Port Names for Series Switch	113
Figure 22	Example Showing [External Circuit] Ports	114
Figure 23	AMS Model Unit, Using an I/O Buffer as an Example	116
Figure 24	An Analog Only Model Unit, Using an I/O Buffer as an Example	116
Figure 25	Multi-lingual [External Model] I/O Buffer	123
Figure 26	Multi-lingual Pseudo differential I/O Buffer	125
Figure 27	Multi-lingual * AMS I/O Buffers	126
Figure 28	Port Names for True Differential I/O Buffer	127
Figure 29	Multi-lingual True Differential Buffer	128
Figure 30	Reference Example for [Node Declarations] Keyword	150
Figure 31	[Test Load] Elements and Placement	155
Figure 32	Package Matrix Voltage Polarities and Current Directions	166
Figure 33	SIMM Package Path Example	178
Figure 34	Fork and Endfork in [Path Description]	179
Figure 35	Discrete Series Element in [Path Description]	179
Figure 36	Series Passive Components as Differential Termination	180
Figure 37	Paths Connected by Series Resistors as Differential Terminators	181
Figure 38	Example of TTend Extraction Setup	187
Figure 39	Example of Series MOSFET Table Extraction	188
Figure 40	Repeater Model	261
Figure 41	Repeater Link	264
Figure 42	Transmitter Analog Circuit	276
Figure 43	Receiver Analog Circuit	277
Figure 44	Example Intereconnect Model Structure	294
Figure 45	Package Substrate I/O Paths	296
Figure 46	Package Substrate Rail Terminals	297
Figure 47	Aggressor Only Examples	309
Figure 48	A Special Case with Aggressor Only	310
Figure 49	Electrical Connections for Full Buffer Pin Model with Power Routing	316
Figure 50	Electrical Terminals for Full Buffer Pin Model with Power Routing	317
Figure 1	Example of File Naming Definitions	16
Figure 2	Reference Load Connections	50
Figure 3	Single Ended or True Differential Buffer	51
Figure 4	Receiver Voltage with Hysteresis Thresholds	54
Figure 5	Receiver Voltage with Static and Dynamic Overshoot Limits	55
Figure 6	Receiver Voltage with Dynamic Area Overshoot Limits	56
Figure 7	Receiver Voltage with Pulse Immunity Thresholds	57

Figure 8	Low State (Logic Zero) Isso_pd Data Collection	74
Figure 9	High State (Logic One) Isso_pu Data Collection	75
Figure 10	Reference Data Collection	76
Figure 11	Reference Data Collection with Supply Modulation	76
Figure 12	[Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data	79
Figure 13	Series Element Associations	81
Figure 14	[Series Current] Voltage Priority and Current Direction	82
Figure 15	[Series MOSFET] Voltage Polarities and Current Direction	83
Figure 16	[Rising Waveform] and [Falling Waveform] Fixtures	87
Figure 17	[External Reference] Used Only for Non-driver Modes	90
Figure 18	[Composite Current] Internal Current Paths	91
Figure 19	[GND Pulse Table] Waveforms at Die	100
Figure 20	Port Names for I/O Buffer	113
Figure 21	Port Names for Series Switch	113
Figure 22	Example Showing [External Circuit] Ports	114
Figure 23	AMS Model Unit, Using an I/O Buffer as an Example	115
Figure 24	An Analog Only Model Unit, Using an I/O Buffer as an Example	116
Figure 25	Multi-lingual [External Model] I/O Buffer	123
Figure 26	Multi-lingual Pseudo-differential I/O Buffer	125
Figure 27	Multi-lingual * AMS I/O Buffers	126
Figure 28	Port Names for True Differential I/O Buffer	127
Figure 29	Multi-lingual True Differential Buffer	128
Figure 30	Reference Example for [Node Declarations] Keyword	150
Figure 31	[Test Load] Elements and Placement	155
Figure 32	Package Matrix Voltage Polarities and Current Directions	166
Figure 33	SIMM Package Path Example	178
Figure 34	Fork and Endfork in [Path Description]	179
Figure 35	Discrete Series Element in [Path Description]	179
Figure 36	Series Passive Components as Differential Termination	180
Figure 37	Paths Connected by Series Resistors as Differential Terminators	181
Figure 38	Example of TTgnd Extraction Setup	187
Figure 39	Example of Series MOSFET Table Extraction	188
Figure 40	Repeater Model	260
Figure 41	Repeater Link	263
Figure 42	Transmitter Analog Circuit	275
Figure 43	Receiver Analog Circuit	276
Figure 44	Example Interconnect Model Structure	293
Figure 45	Package Substrate I/O Paths	295
Figure 46	Package Substrate Rail Terminals	296
Figure 47	Aggressor Only Examples	308
Figure 48	A Special Case with Aggressor Only	309
Figure 49	Electrical Connections for Full Buffer Pin Model with Power Routing	315
Figure 50	Electrical Terminals for Full Buffer Pin Model with Power Routing	316
Figure 1	Example of File Naming Definitions	16
Figure 2	Reference Load Connections	50

Figure 3	Single Ended or True Differential Buffer	51
Figure 4	Receiver Voltage with Hysteresis Thresholds	54
Figure 5	Receiver Voltage with Static and Dynamic Overshoot Limits	55
Figure 6	Receiver Voltage with Dynamic Area Overshoot Limits	56
Figure 7	Receiver Voltage with Pulse Immunity Thresholds	57
Figure 8	Low State (Logic Zero) Isso _{pd} Data Collection	74
Figure 9	High State (Logic One) Isso _{pu} Data Collection	75
Figure 10	Reference Data Collection	76
Figure 11	Reference Data Collection with Supply Modulation	76
Figure 12	[Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data	79
Figure 13	Series Element Associations	81
Figure 14	[Series Current] Voltage Priority and Current Direction	82
Figure 15	[Series MOSFET] Voltage Polarities and Current Direction	83
Figure 16	[Rising Waveform] and [Falling Waveform] Fixtures	87
Figure 17	[External Reference] Used Only for Non-driver Modes	90
Figure 18	[Composite Current] Internal Current Paths	91
Figure 19	[GND Pulse Table] Waveforms at Die	100
Figure 20	Port Names for I/O Buffer	113
Figure 21	Port Names for Series Switch	113
Figure 22	Example Showing [External Circuit] Ports	114
Figure 23	AMS Model Unit, Using an I/O Buffer as an Example	115
Figure 24	An Analog Only Model Unit, Using an I/O Buffer as an Example	116
Figure 25	Multi-lingual [External Model] I/O Buffer	123
Figure 26	Multi-lingual Pseudo-differential I/O Buffer	125
Figure 27	* AMS I/O Buffers	126
Figure 28	Port Names for True Differential I/O Buffer	127
Figure 29	Multi-lingual True Differential Buffer	128
Figure 30	Reference Example for [Node Declarations] Keyword	150
Figure 31	[Test Load] Elements and Placement	155
Figure 32	Package Matrix Voltage Polarities and Current Directions	166
Figure 33	SIMM Package Path Example	178
Figure 34	Fork and Endfork in [Path Description]	179
Figure 35	Discrete Series Element in [Path Description]	179
Figure 36	Series Passive Components as Differential Termination	180
Figure 37	Paths Connected by Series Resistors as Differential Terminators	181
Figure 38	Example of TTgnd Extraction Setup	187
Figure 39	Example of Series MOSFET Table Extraction	188
Figure 40	Repeater Model	260
Figure 41	Repeater Link	263
Figure 42	Transmitter Analog Circuit	275
Figure 43	Receiver Analog Circuit	276
Figure 44	Example Interconnect Model Structure	293
Figure 45	Package Substrate I/O Paths	295
Figure 46	Package Substrate Rail Terminals	296
Figure 47	Aggressor Only Examples	308
Figure 48	A Special Case with Aggressor Only	309

Figure 49	Electrical Connections for Full Buffer Pin Model with Power Routing	315
Figure 50	Electrical Terminals for Full Buffer Pin Model with Power Routing	316
Figure 1	Example of File Naming Definitions	16
Figure 2	Reference Load Connections	50
Figure 3	Single Ended or True Differential Buffer	51
Figure 4	Receiver Voltage with Hysteresis Thresholds	54
Figure 5	Receiver Voltage with Static and Dynamic Overshoot Limits	55
Figure 6	Receiver Voltage with Dynamic Area Overshoot Limits	56
Figure 7	Receiver Voltage with Pulse Immunity Thresholds	57
Figure 8	Low State (Logic Zero) Isso _{pd} Data Collection	74
Figure 9	High State (Logic One) Isso _{pu} Data Collection	75
Figure 10	Reference Data Collection	76
Figure 11	Reference Data Collection with Supply Modulation	76
Figure 12	[R _{end}], [R _{power}], [R _{ac}], [C _{ac}] in Relation to Package and Buffer Data	79
Figure 13	Series Element Associations	81
Figure 14	[Series Current] Voltage Priority and Current Direction	82
Figure 15	[Series MOSFET] Voltage Polarities and Current Direction	83
Figure 16	[Rising Waveform] and [Falling Waveform] Fixtures	87
Figure 17	[External Reference] Used Only for Non-driver Modes	90
Figure 18	[Composite Current] Internal Current Paths	91
Figure 19	[GND Pulse Table] Waveforms at Die	100
Figure 20	Port Names for I/O Buffer	113
Figure 21	Port Names for Series Switch	113
Figure 22	Example Showing [External Circuit] Ports	114
Figure 23	AMS Model Unit, Using an I/O Buffer as an Example	115
Figure 24	An Analog Only Model Unit, Using an I/O Buffer as an Example	116
Figure 25	[External Model] I/O Buffer using SPICE, Verilog A(MS), or VHDL A(MS)	123
Figure 26	SPICE, IBIS-ISS, Verilog A(MS) or VHDL A(MS) Illustration	125
Figure 27	* AMS	126
Figure 28	Port Names for True Differential I/O Buffer	127
Figure 29	SPICE, IBIS-ISS, Verilog A(MS) or VHDL A(MS) True Differential Buffer	128
Figure 30	Reference Example for [Node Declarations] Keyword	150
Figure 31	[Test Load] Elements and Placement	155
Figure 32	Package Matrix Voltage Polarities and Current Directions	166
Figure 33	SIMM Package Path Example	178
Figure 34	Fork and Endfork in [Path Description]	179
Figure 35	Discrete Series Element in [Path Description]	179
Figure 36	Series Passive Components as Differential Termination	180
Figure 37	Paths Connected by Series Resistors as Differential Terminators	181
Figure 38	Example of TT _{end} Extraction Setup	187
Figure 39	Example of Series MOSFET Table Extraction	188
Figure 40	Repeater Model	260
Figure 41	Repeater Link	263
Figure 42	Transmitter Analog Circuit	275
Figure 43	Receiver Analog Circuit	276

Figure 44	Example Interconnect Model Structure	293
Figure 45	Package Substrate I/O Paths	295
Figure 46	Package Substrate Rail Terminals	296
Figure 47	Aggressor Only Examples	308
Figure 48	A Special Case with Aggressor Only	309
Figure 49	Electrical Connections for Full Buffer Pin Model with Power Routing	315
Figure 50	Electrical Terminals for Full Buffer Pin Model with Power Routing	316
Figure 1	Example of File Naming Definitions	16
Figure 2	Reference Load Connections	50
Figure 3	Single Ended or True Differential Buffer	51
Figure 4	Receiver Voltage with Hysteresis Thresholds	54
Figure 5	Receiver Voltage with Static and Dynamic Overshoot Limits	55
Figure 6	Receiver Voltage with Dynamic Area Overshoot Limits	56
Figure 7	Receiver Voltage with Pulse Immunity Thresholds	57
Figure 8	Low State (Logic Zero) Isso _{pd} Data Collection	74
Figure 9	High State (Logic One) Isso _{pu} Data Collection	75
Figure 10	Reference Data Collection	76
Figure 11	Reference Data Collection with Supply Modulation	76
Figure 12	[Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data	79
Figure 13	Series Element Associations	81
Figure 14	[Series Current] Voltage Priority and Current Direction	82
Figure 15	[Series MOSFET] Voltage Polarities and Current Direction	83
Figure 16	[Rising Waveform] and [Falling Waveform] Fixtures	87
Figure 17	[External Reference] Used Only for Non-driver Modes	90
Figure 18	[Composite Current] Internal Current Paths	91
Figure 19	[GND Pulse Table] Waveforms at Die	100
Figure 20	Port Names for I/O Buffer	113
Figure 21	Port Names for Series Switch	113
Figure 22	Example Showing [External Circuit] Ports	114
Figure 23	AMS Model Unit, Using an I/O Buffer as an Example	115
Figure 24	An Analog Only Model Unit, Using an I/O Buffer as an Example	116
Figure 25	[External Model] I/O Buffer using SPICE, Verilog A(MS), or VHDL A(MS)	123
Figure 26	Example SPICE, IBIS ISS, Verilog A(MS) or VHDL A(MS) Implementation	125
Figure 27	Example * AMS Implementation	126
Figure 28	Port Names for True Differential I/O Buffer	127
Figure 29	Example SPICE, IBIS ISS, Verilog A(MS) or VHDL A(MS) Implementation of a True Differential Buffer	128
Figure 30	Reference Example for [Node Declarations] Keyword	150
Figure 31	[Test Load] Elements and Placement	155
Figure 32	Package Matrix Voltage Polarities and Current Directions	166
Figure 33	SIMM Package Path Example	178
Figure 34	Fork and Endfork in [Path Description]	179
Figure 35	Discrete Series Element in [Path Description]	179
Figure 36	Series Passive Components as Differential Termination	180
Figure 37	Paths Connected by Series Resistors as Differential Terminators	181

Figure 38	Example of TTgnd Extraction Setup	187
Figure 39	Example of Series MOSFET Table Extraction	188
Figure 40	Repeater Model	260
Figure 41	Repeater Link	263
Figure 42	Transmitter Analog Circuit	275
Figure 43	Receiver Analog Circuit	276
Figure 44	Example Interconnect Model Structure	293
Figure 45	Package Substrate I/O Paths	295
Figure 46	Package Substrate Rail Terminals	296
Figure 47	Aggressor Only Examples	308
Figure 48	A Special Case with Aggressor Only	309
Figure 49	Electrical Connections for Full Buffer Pin Model with Power Routing	315
Figure 50	Electrical Terminals for Full Buffer Pin Model with Power Routing	316
Figure 1	Example of File Naming Definitions	16
Figure 2	Reference Load Connections	50
Figure 3	Single Ended or True Differential Buffer	51
Figure 4	Receiver Voltage with Hysteresis Thresholds	54
Figure 5	Receiver Voltage with Static and Dynamic Overshoot Limits	55
Figure 6	Receiver Voltage with Dynamic Area Overshoot Limits	56
Figure 7	Receiver Voltage with Pulse Immunity Thresholds	57
Figure 8	Low State (Logic Zero) Isso_pd Data Collection	74
Figure 9	High State (Logic One) Isso_pu Data Collection	75
Figure 10	Reference Data Collection	76
Figure 11	Reference Data Collection with Supply Modulation	76
Figure 12	[Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data	79
Figure 13	Series Element Associations	81
Figure 14	[Series Current] Voltage Priority and Current Direction	82
Figure 15	[Series MOSFET] Voltage Polarities and Current Direction	83
Figure 16	[Rising Waveform] and [Falling Waveform] Fixtures	87
Figure 17	[External Reference] Used Only for Non driver Modes	90
Figure 18	[Composite Current] Internal Current Paths	91
Figure 19	[GND Pulse Table] Waveforms at Die	100
Figure 20	Port Names for I/O Buffer	113
Figure 21	Port Names for Series Switch	113
Figure 22	Example Showing [External Circuit] Ports	114
Figure 23	AMS Model Unit, Using an I/O Buffer as an Example	115
Figure 24	An Analog Only Model Unit, Using an I/O Buffer as an Example	116
Figure 25	Example of an [External Model] I/O Buffer using SPICE, Verilog A(MS), or VHDL A(MS)	123
Figure 26	Example SPICE, IBIS ISS, Verilog A(MS) or VHDL A(MS) Implementation	125
Figure 27	Example * AMS Implementation	126
Figure 28	Port Names for True Differential I/O Buffer	127
Figure 29	Example SPICE, IBIS ISS, Verilog A(MS) or VHDL A(MS) Implementation of a True Differential Buffer	128
Figure 30	Reference Example for [Node Declarations] Keyword	150

Figure 31 [Test Load] Elements and Placement 155

Figure 32 Package Matrix Voltage Polarities and Current Directions 166

Figure 33 SIMM Package Path Example 178

Figure 34 Fork and Endfork in [Path Description] 179

Figure 35 Discrete Series Element in [Path Description] 179

Figure 36 Series Passive Components as Differential Termination 180

Figure 37 Paths Connected by Series Resistors as Differential Terminators 181

Figure 38 Example of TTend Extraction Setup 187

Figure 39 Example of Series MOSFET Table Extraction 188

Figure 40 Repeater Model 260

Figure 41 Repeater Link 263

Figure 42 Transmitter Analog Circuit 275

Figure 43 Receiver Analog Circuit 276

Figure 44 Example Intereconnect Model Structure 293

Figure 45 Package Substrate I/O Paths 295

Figure 46 Package Substrate Rail Terminals 296

Figure 47 Aggressor Only Examples 308

Figure 48 A Special Case with Aggressor Only 309

Figure 49 Electrical Connections for Full Buffer Pin Model with Power Routing 315

Figure 50 Electrical Terminals for Full Buffer Pin Model with Power Routing 316

Formatted: Table of Figures, Tab stops: 6.65", Right, Leader: ...

Tables

Table 1 Special Rules for Keyword [Model] 48

Table 2 Scheduled Model Initial State 65

Table 3 Example of Setting Isso_pu and Isso_pd Values 77

Table 4 Bus Hold without Off_Delay Initialization 103

Table 5 Bus Hold without Off_Delay Transitions 103

Table 6 Bus Hold with Off_Delay (Requires Either [Pullup] or [Pulldown] Only) Initialization 104

Table 7 Bus Hold with Off_Delay (Requires Either [Pullup] or [Pulldown] Only) Transitions 104

Table 8 Fall Back, Initial State 106

Table 9 Fall Back, Driver Rising Cycle 107

Table 10 Fall Back, Driver Falling Cycle 107

Table 11 Language Extension Keywords 109

Table 12 Port Names in Multi-Lingual Modeling 112

Table 13 Required Port Names for Single-ended Model_type Assignments 130

Table 14 Required Port Names for Differential Model_type Assignments 130

Table 15 Package Modeling Keywords 158

Table 16 Voltage Ranges 184

Table 17 Allowable Data Types for Format Values 223

Table 18 General Rules and Allowable Usage for General Reserved Parameters 229

Table 19 Allowable Data Types for General Reserved Parameters 229

Table 20 Allowable Data Formats for General Reserved Parameters 230

Table 21 General Rules and Allowable Usage for Supporting Files Reserved Parameters 233

Table 22 Allowable Data Types for Supporting Files Reserved Parameters 233

Table 23 Allowable Data Formats for Supporting Files Reserved Parameters 234

Table 24 General Rules and Allowable Usage for Jitter and Noise Reserved Parameters 249

Table 25 Allowable Data Types for Jitter and Noise Reserved Parameters 250

Table 26 Allowable Data Formats for Jitter and Noise Reserved Parameters 251

Table 27 General Rules and Allowable Usage for Modulation Reserved Parameters 258

Table 28 Allowable Data Types for Modulation Reserved Parameters 258

Table 29 Allowable Data Formats for Modulation Reserved Parameters 259

Table 30 General Rules and Allowable Usage for Repeater Reserved Parameters 262

Table 31 Allowable Data Types for Repeater Reserved Parameters 262

Table 32 Allowable Data Formats for Repeater Reserved Parameters 262

Table 33 General Rules and Allowable Usage for BCI Reserved Parameters 273

Table 34 Allowable Data Types for BCI Reserved Parameters 273

Table 35 Allowable Data Formats for BCI Reserved Parameters 273

Table 36 General Rules and Allowable Usage for Alternative Analog Modeling Reserved Parameters 279

Table 37 Allowable Data Types for Alternative Analog Modeling Reserved Parameters 279

Table 38 Allowable Data Formats for Alternative Analog Modeling Reserved Parameters 279

Table 39 Reserved Parameters and Supported AMI Versions 281

Table 40 General Rules and Allowable Usage for Reserved Parameters 283

Table 41 Allowable Data Types for Reserved Parameters 284

Table 42 Allowable Data Formats for Reserved Parameters 286

Formatted: TOC Heading, Tab stops: Not at 6.65"

Formatted: Font: (Default) Times New Roman, 12 pt, Check spelling and grammar

Table 43	Allowable Data Types for Format Values	288
Table 44	Defined Directions for Reserved Parameters	289
Table 45	[Algorithmic Model] Subparameter and [Model] Model Type Interaction	291
Table 46	Interconnect Modeling Keywords and Subparameters	297
Table 47	Allowed Terminal type Associations [†]	310
Table 1	Special Rules for Keyword [Model]	48
Table 2	Scheduled Model Initial State	65
Table 3	Example of Setting Isso_pu and Isso_pd Values	77
Table 4	Bus Hold without Off_Delay Initialization	103
Table 5	Bus Hold without Off_Delay Transitions	103
Table 6	Bus Hold with Off_Delay (Requires Either [Pullup] or [Pulldown] Only) Initialization	104
Table 7	Bus Hold with Off_Delay (Requires Either [Pullup] or [Pulldown] Only) Transitions	104
Table 8	Fall Back, Initial State	106
Table 9	Fall Back, Driver Rising Cycle	107
Table 10	Fall Back, Driver Falling Cycle	107
Table 11	Language Extension Keywords	109
Table 12	Port Names in Multi-Lingual Modeling	112
Table 13	Required Port Names for Single-ended Model type Assignments	130
Table 14	Required Port Names for Differential Model type Assignments	130
Table 15	Package Modeling Keywords	158
Table 16	Voltage Ranges	184
Table 17	Allowable Data Types for Format Values	223
Table 18	General Rules and Allowable Usage for General Reserved Parameters	229
Table 19	Allowable Data Types for General Reserved Parameters	229
Table 20	Allowable Data Formats for General Reserved Parameters	230
Table 21	General Rules and Allowable Usage for Supporting Files Reserved Parameters	233
Table 22	Allowable Data Types for Supporting Files Reserved Parameters	233
Table 23	Allowable Data Formats for Supporting Files Reserved Parameters	234
Table 24	General Rules and Allowable Usage for Jitter and Noise Reserved Parameters	249
Table 25	Allowable Data Types for Jitter and Noise Reserved Parameters	250
Table 26	Allowable Data Formats for Jitter and Noise Reserved Parameters	251
Table 27	General Rules and Allowable Usage for Modulation Reserved Parameters	258
Table 28	Allowable Data Types for Modulation Reserved Parameters	258
Table 29	Allowable Data Formats for Modulation Reserved Parameters	259
Table 30	General Rules and Allowable Usage for Repeater Reserved Parameters	262
Table 31	Allowable Data Types for Repeater Reserved Parameters	262
Table 32	Allowable Data Formats for Repeater Reserved Parameters	262
Table 33	General Rules and Allowable Usage for BCI Reserved Parameters	273
Table 34	Allowable Data Types for BCI Reserved Parameters	273
Table 35	Allowable Data Formats for BCI Reserved Parameters	273
Table 36	General Rules and Allowable Usage for Alternative Analog Modeling Reserved Parameters	279
Table 37	Allowable Data Types for Alternative Analog Modeling Reserved Parameters	279
Table 38	Allowable Data Formats for Alternative Analog Modeling Reserved Parameters	279

Table 39	Reserved Parameters and Supported AMI Versions	281
Table 40	General Rules and Allowable Usage for Reserved Parameters	283
Table 41	Allowable Data Types for Reserved Parameters	284
Table 42	Allowable Data Formats for Reserved Parameters	286
Table 43	Allowable Data Types for Format Values	288
Table 44	Defined Directions for Reserved Parameters	289
Table 45	[Algorithmic Model] Subparameter and [Model] Model Type Interaction	291
Table 46	Interconnect Modeling Keywords and Subparameters	297
Table 47	Allowed Terminal type Associations ⁺	310
Table 1	Special Rules for Keyword [Model]	48
Table 2	Scheduled Model Initial State	65
Table 3	Example of Setting Isso_pu and Isso_pd Values	77
Table 4	Bus Hold without Off_Delay Initialization	103
Table 5	Bus Hold without Off_Delay Transitions	103
Table 6	Bus Hold with Off_Delay (Requires Either [Pullup] or [Pulldown] Only) Initialization	104
Table 7	Bus Hold with Off_Delay (Requires Either [Pullup] or [Pulldown] Only) Transitions	104
Table 8	Fall Back, Initial State	106
Table 9	Fall Back, Driver Rising Cycle	107
Table 10	Fall Back, Driver Falling Cycle	107
Table 11	Language Extension Keywords	109
Table 12	Port Names in Multi-Lingual Modeling	112
Table 13	Required Port Names for Single-ended Model type Assignments	130
Table 14	Required Port Names for Differential Model type Assignments	130
Table 15	Package Modeling Keywords	158
Table 16	Voltage Ranges	184
Table 17	Allowable Data Types for Format Values	223
Table 18	General Rules and Allowable Usage for General Reserved Parameters	229
Table 19	Allowable Data Types for General Reserved Parameters	229
Table 20	Allowable Data Formats for General Reserved Parameters	230
Table 21	General Rules and Allowable Usage for Supporting Files Reserved Parameters	233
Table 22	Allowable Data Types for Supporting Files Reserved Parameters	233
Table 23	Allowable Data Formats for Supporting Files Reserved Parameters	234
Table 24	General Rules and Allowable Usage for Jitter and Noise Reserved Parameters	249
Table 25	Allowable Data Types for Jitter and Noise Reserved Parameters	250
Table 26	Allowable Data Formats for Jitter and Noise Reserved Parameters	251
Table 27	General Rules and Allowable Usage for Modulation Reserved Parameters	258
Table 28	Allowable Data Types for Modulation Reserved Parameters	258
Table 29	Allowable Data Formats for Modulation Reserved Parameters	259
Table 30	General Rules and Allowable Usage for Repeater Reserved Parameters	262
Table 31	Allowable Data Types for Repeater Reserved Parameters	262
Table 32	Allowable Data Formats for Repeater Reserved Parameters	262
Table 33	General Rules and Allowable Usage for BCI Reserved Parameters	273
Table 34	Allowable Data Types for BCI Reserved Parameters	273
Table 35	Allowable Data Formats for BCI Reserved Parameters	273

Table 36 – General Rules and Allowable Usage for Alternative Analog Modeling Reserved Parameters 279

Table 37 – Allowable Data Types for Alternative Analog Modeling Reserved Parameters 279

Table 38 – Allowable Data Formats for Alternative Analog Modeling Reserved Parameters 279

Table 39 – Reserved Parameters and Supported AMI Versions 281

Table 40 – General Rules and Allowable Usage for Reserved Parameters 283

Table 41 – Allowable Data Types for Reserved Parameters 284

Table 42 – Allowable Data Formats for Reserved Parameters 286

Table 43 – Allowable Data Types for Format Values 288

Table 44 – Defined Directions for Reserved Parameters 289

Table 45 – [Algorithmic Model] Subparameter and [Model] Model Type Interaction 291

Table 46 – Interconnect Modeling Keywords and Subparameters 297

Table 47 – Allowed Terminal type Associations† 310

Table 1 – Special Rules for Keyword [Model] 1364748

Table 2 – Scheduled Model Initial State 1546465

Table 3 – Example of Setting Isso pu and Isso pd Values 1667677

Table 4 – Bus Hold without Off Delay – Initialization 193402403

Table 5 – Bus Hold without Off Delay – Transitions 194403104

Table 6 – Bus Hold with Off Delay – Initialization 194403104

Table 7 – Bus Hold with Off Delay – Transitions 194403104

Table 8 – Fall Back, Initial State 197406107

Table 9 – Fall Back, Driver Rising Cycle 197406107

Table 10 – Fall Back, Driver Falling Cycle 198406107

Table 11 – Language Extension Keywords 200409140

Table 12 – Port Names in Multi-Lingual Modeling 203412113

Table 13 – Required Port Names for Single-ended Model type Assignments 222430131

Table 14 – Required Port Names for Differential Model type Assignments 222430131

Table 15 – Package Modeling Keywords 253458159

Table 16 – Voltage Ranges 280484185

Table 17 – Allowable Data Types for Format Values 321223

Table 18 – General Rules and Allowable Usage for General Reserved Parameters 328230

Table 19 – Allowable Data Types for General Reserved Parameters 328230

Table 20 – Allowable Data Formats for General Reserved Parameters 329231

Table 21 – General Rules and Allowable Usage for Supporting Files Reserved Parameters .. 334234

Table 22 – Allowable Data Types for Supporting Files Reserved Parameters 335234

Table 23 – Allowable Data Formats for Supporting Files Reserved Parameters 335235

Table 24 – General Rules and Allowable Usage for Jitter and Noise Reserved Parameters 357250

Table 25 – Allowable Data Types for Jitter and Noise Reserved Parameters 358250

Table 26 – Allowable Data Formats for Jitter and Noise Reserved Parameters 359251

Table 27 – General Rules and Allowable Usage for Modulation Reserved Parameters 367258

Table 28 – Allowable Data Types for Modulation Reserved Parameters 367258

Table 29 – Allowable Data Formats for Modulation Reserved Parameters 368259

Table 30 – General Rules and Allowable Usage for Repeater Reserved Parameters 371262

Table 31 – Allowable Data Types for Repeater Reserved Parameters 371262

Table 32 – Allowable Data Formats for Repeater Reserved Parameters 372262

Formatted: Table of Figures, Tab stops: 6.65", Right, Leader: ...

Table 33 – General Rules and Allowable Usage for BCI Reserved Parameters	385273
Table 34 – Allowable Data Types for BCI Reserved Parameters	385273
Table 35 – Allowable Data Formats for BCI Reserved Parameters	386273
Table 36 – General Rules and Allowable Usage for Alternative Analog Modeling Reserved Parameters	392277278
Table 37 – Allowable Data Types for Alternative Analog Modeling Reserved Parameters	392278279
Table 38 – Allowable Data Formats for Alternative Analog Modeling Reserved Parameters	393278279
Table 39 – Reserved Parameters and Supported AMI Versions	396281282
Table 40 – General Rules and Allowable Usage for Reserved Parameters	397282283
Table 41 – Allowable Data Types for Reserved Parameters	400284285
Table 42 – Allowable Data Formats for Reserved Parameters	402286287
Table 43 – Allowable Data Types for Format Values	404287288
Table 44 – Defined Directions for Reserved Parameters	405288289
Table 45 – [Algorithmic Model] Subparameter and [Model] Model Type Interaction	407290291
Table 46 – Interconnect Modeling Keywords and Subparameters	419296297
Table 47 – Allowed Terminal type Associations!	433309311
Table 1 – Special Rules for Keyword [Model]	48
Table 2 – Scheduled Model Initial State	65
Table 3 – Example of Setting Isso pu and Isso pd Values	77
Table 4 – Bus Hold without Off Delay Initialization	103
Table 5 – Bus Hold without Off Delay Transitions	104
Table 6 – Bus Hold with Off Delay Initialization	104
Table 7 – Bus Hold with Off Delay Transitions	104
Table 8 – Fall Back, Initial State	107
Table 9 – Fall Back, Driver Rising Cycle	107
Table 10 – Fall Back, Driver Falling Cycle	107
Table 11 – Language Extension Keywords	110
Table 12 – Port Names in Multi-Lingual Modeling	113
Table 13 – Required Port Names for Single-ended Model type Assignments	131
Table 14 – Required Port Names for Differential Model type Assignments	131
Table 15 – Package Modeling Keywords	159
Table 16 – Voltage Ranges	185
Table 17 – Allowable Data Types for Format Values	223
Table 18 – General Rules and Allowable Usage for General Reserved Parameters	229
Table 19 – Allowable Data Types for General Reserved Parameters	230
Table 20 – Allowable Data Formats for General Reserved Parameters	230
Table 21 – General Rules and Allowable Usage for Supporting Files Reserved Parameters	234
Table 22 – Allowable Data Types for Supporting Files Reserved Parameters	234
Table 23 – Allowable Data Formats for Supporting Files Reserved Parameters	235
Table 24 – General Rules and Allowable Usage for Jitter and Noise Reserved Parameters	250
Table 25 – Allowable Data Types for Jitter and Noise Reserved Parameters	250
Table 26 – Allowable Data Formats for Jitter and Noise Reserved Parameters	251
Table 27 – General Rules and Allowable Usage for Modulation Reserved Parameters	258

Table 28	Allowable Data Types for Modulation Reserved Parameters	258
Table 29	Allowable Data Formats for Modulation Reserved Parameters	259
Table 30	General Rules and Allowable Usage for Repeater Reserved Parameters	262
Table 31	Allowable Data Types for Repeater Reserved Parameters	262
Table 32	Allowable Data Formats for Repeater Reserved Parameters	262
Table 33	General Rules and Allowable Usage for BCI Reserved Parameters	273
Table 34	Allowable Data Types for BCI Reserved Parameters	273
Table 35	Allowable Data Formats for BCI Reserved Parameters	273
Table 36	General Rules and Allowable Usage for Alternative Analog Modeling Reserved Parameters	278
Table 37	Allowable Data Types for Alternative Analog Modeling Reserved Parameters	279
Table 38	Allowable Data Formats for Alternative Analog Modeling Reserved Parameters	279
Table 39	Reserved Parameters and Supported AMI Versions	282
Table 40	General Rules and Allowable Usage for Reserved Parameters	283
Table 41	Allowable Data Types for Reserved Parameters	285
Table 42	Allowable Data Formats for Reserved Parameters	287
Table 43	Allowable Data Types for Format Values	288
Table 44	Defined Directions for Reserved Parameters	289
Table 45	[Algorithmic Model] Subparameter and [Model] Model_Type Interaction	291
Table 46	Interconnect Modeling Keywords and Subparameters	297
Table 47	Allowed Terminal_type Associations [†]	311
Table 1	Special Rules for Keyword [Model]	48
Table 2	Scheduled Model Initial State	65
Table 3	Example of Setting Isso_pu and Isso_pd Values	77
Table 4	Bus Hold without Off_Delay Initialization	103
Table 5	Bus Hold without Off_Delay Transitions	104
Table 6	Bus Hold with Off_Delay Initialization	104
Table 7	Bus Hold with Off_Delay Transitions	104
Table 8	Fall Back, Initial State	107
Table 9	Fall Back, Driver Rising Cycle	107
Table 10	Fall Back, Driver Falling Cycle	107
Table 11	Language Extension Keywords	110
Table 12	Port Names in Multi-Lingual Modeling	113
Table 13	Required Port Names for Single-ended Model_type Assignments	131
Table 14	Required Port Names for Differential Model_type Assignments	131
Table 15	Package Modeling Keywords	159
Table 16	Voltage Ranges	185
Table 17	Allowable Data Types for Format Values	223
Table 18	General Rules and Allowable Usage for General Reserved Parameters	229
Table 19	Allowable Data Types for General Reserved Parameters	230
Table 20	Allowable Data Formats for General Reserved Parameters	230
Table 21	General Rules and Allowable Usage for Supporting Files Reserved Parameters	234
Table 22	Allowable Data Types for Supporting Files Reserved Parameters	234
Table 23	Allowable Data Formats for Supporting Files Reserved Parameters	235
Table 24	General Rules and Allowable Usage for Jitter and Noise Reserved Parameters	250

Table 25	Allowable Data Types for Jitter and Noise Reserved Parameters	250
Table 26	Allowable Data Formats for Jitter and Noise Reserved Parameters	251
Table 27	General Rules and Allowable Usage for Modulation Reserved Parameters	258
Table 28	Allowable Data Types for Modulation Reserved Parameters	258
Table 29	Allowable Data Formats for Modulation Reserved Parameters	259
Table 30	General Rules and Allowable Usage for Repeater Reserved Parameters	262
Table 31	Allowable Data Types for Repeater Reserved Parameters	262
Table 32	Allowable Data Formats for Repeater Reserved Parameters	262
Table 33	General Rules and Allowable Usage for BCI Reserved Parameters	273
Table 34	Allowable Data Types for BCI Reserved Parameters	273
Table 35	Allowable Data Formats for BCI Reserved Parameters	273
Table 36	General Rules and Allowable Usage for Alternative Analog Modeling Reserved Parameters	278
Table 37	Allowable Data Types for Alternative Analog Modeling Reserved Parameters	279
Table 38	Allowable Data Formats for Alternative Analog Modeling Reserved Parameters	279
Table 39	Reserved Parameters and Supported AMI Versions	282
Table 40	General Rules and Allowable Usage for Reserved Parameters	283
Table 41	Allowable Data Types for Reserved Parameters	285
Table 42	Allowable Data Formats for Reserved Parameters	287
Table 43	Allowable Data Types for Format Values	288
Table 44	Defined Directions for Reserved Parameters	289
Table 45	[Algorithmic Model] Subparameter and [Model] Model Type Interaction	291
Table 46	Interconnect Modeling Keywords and Subparameters	298
Table 47	Allowed Terminal type Associations [†]	312
Table 1	Special Rules for Keyword [Model]	48248
Table 2	Scheduled Model Initial State	65265
Table 3	Example of Setting Isso pu and Isso pd Values	77277
Table 4	Bus Hold without Off Delay Initialization	1032103
Table 5	Bus Hold without Off Delay Transitions	1042104
Table 6	Bus Hold with Off Delay Initialization	1042104
Table 7	Bus Hold with Off Delay Transitions	1042104
Table 8	Fall Back, Initial State	1072107
Table 9	Fall Back, Driver Rising Cycle	1072107
Table 10	Fall Back, Driver Falling Cycle	1072107
Table 11	Language Extension Keywords	1092109
Table 12	Port Names in Multi-Lingual Modeling	1122112
Table 13	Required Port Names for Single-ended Model-type Assignments	1302130
Table 14	Required Port Names for Differential Model-type Assignments	1302130
Table 15	Package Modeling Keywords	1582158
Table 16	Voltage Ranges	1842184
Table 17	Allowable Data Types for Format Values	2232223
Table 18	General Rules and Allowable Usage for General Reserved Parameters	2292229
Table 19	Allowable Data Types for General Reserved Parameters	2302230
Table 20	Allowable Data Formats for General Reserved Parameters	2302230
Table 21	General Rules and Allowable Usage for Supporting Files Reserved Parameters	2342234

Table 22	Allowable Data Types for Supporting Files Reserved Parameters	2342234
Table 23	Allowable Data Formats for Supporting Files Reserved Parameters	2352235
Table 24	General Rules and Allowable Usage for Jitter and Noise Reserved Parameters ..	2502250
Table 25	Allowable Data Types for Jitter and Noise Reserved Parameters	2512251
Table 26	Allowable Data Formats for Jitter and Noise Reserved Parameters	2522252
Table 27	General Rules and Allowable Usage for Modulation Reserved Parameters	2592259
Table 28	Allowable Data Types for Modulation Reserved Parameters	2592259
Table 29	Allowable Data Formats for Modulation Reserved Parameters	2602260
Table 30	General Rules and Allowable Usage for Repeater Reserved Parameters	2632263
Table 31	Allowable Data Types for Repeater Reserved Parameters	2632263
Table 32	Allowable Data Formats for Repeater Reserved Parameters	2632263
Table 33	General Rules and Allowable Usage for BCI Reserved Parameters	2742274
Table 34	Allowable Data Types for BCI Reserved Parameters	2742274
Table 35	Allowable Data Formats for BCI Reserved Parameters	2742274
Table 36	General Rules and Allowable Usage for Alternative Analog Modeling Reserved Parameters	2742278
Table 37	Allowable Data Types for Alternative Analog Modeling Reserved Parameters ..	2742279
Table 38	Allowable Data Formats for Alternative Analog Modeling Reserved Parameters	2742279
Table 39	Reserved Parameters and Supported AMI Versions	2742282
Table 40	General Rules and Allowable Usage for Reserved Parameters	2742283
Table 41	Allowable Data Types for Reserved Parameters	2742285
Table 42	Allowable Data Formats for Reserved Parameters	2742287
Table 43	Allowable Data Types for Format Values	2742288
Table 44	Defined Directions for Reserved Parameters	2742289
Table 45	[Algorithmic Model] Subparameter and [Model] Model_Type Interaction	2742291
Table 46	Interconnect Modeling Keywords and Subparameters	2742297
Table 47	Allowed Terminal_type Associations [†]	2742311
Table 1	Special Rules for Keyword [Model]	48
Table 2	Scheduled Model Initial State	65
Table 3	Example of Setting Isso_pu and Isso_pd Values	77
Table 4	Bus Hold without Off_Delay Initialization	103
Table 5	Bus Hold without Off_Delay Transitions	104
Table 6	Bus Hold with Off_Delay Initialization	104
Table 7	Bus Hold with Off_Delay Transitions	104
Table 8	Fall Back, Initial State	107
Table 9	Fall Back, Driver Rising Cycle	107
Table 10	Fall Back, Driver Falling Cycle	107
Table 11	Language Extension Keywords	109
Table 12	Port Names in Multi-Lingual Modeling	112
Table 13	Required Port Names for Single-ended Model_type Assignments	130
Table 14	Required Port Names for Differential Model_type Assignments	130
Table 15	Package Modeling Keywords	158
Table 16	Voltage Ranges	184
Table 17	Allowable Data Types for Format Values	223

Table 18	General Rules and Allowable Usage for General Reserved Parameters	229
Table 19	Allowable Data Types for General Reserved Parameters	230
Table 20	Allowable Data Formats for General Reserved Parameters	230
Table 21	General Rules and Allowable Usage for Supporting Files Reserved Parameters	234
Table 22	Allowable Data Types for Supporting Files Reserved Parameters	234
Table 23	Allowable Data Formats for Supporting Files Reserved Parameters	235
Table 24	General Rules and Allowable Usage for Jitter and Noise Reserved Parameters	250
Table 25	Allowable Data Types for Jitter and Noise Reserved Parameters	251
Table 26	Allowable Data Formats for Jitter and Noise Reserved Parameters	252
Table 27	General Rules and Allowable Usage for Modulation Reserved Parameters	259
Table 28	Allowable Data Types for Modulation Reserved Parameters	259
Table 29	Allowable Data Formats for Modulation Reserved Parameters	260
Table 30	General Rules and Allowable Usage for Repeater Reserved Parameters	263
Table 31	Allowable Data Types for Repeater Reserved Parameters	263
Table 32	Allowable Data Formats for Repeater Reserved Parameters	263
Table 33	General Rules and Allowable Usage for BCI Reserved Parameters	274
Table 34	Allowable Data Types for BCI Reserved Parameters	274
Table 35	Allowable Data Formats for BCI Reserved Parameters	274
Table 36	General Rules and Allowable Usage for Alternative Analog Modeling Reserved Parameters	279
Table 37	Allowable Data Types for Alternative Analog Modeling Reserved Parameters	280
Table 38	Allowable Data Formats for Alternative Analog Modeling Reserved Parameters	280
Table 39	Reserved Parameters and Supported AMI Versions	283
Table 40	General Rules and Allowable Usage for Reserved Parameters	284
Table 41	Allowable Data Types for Reserved Parameters	286
Table 42	Allowable Data Formats for Reserved Parameters	288
Table 43	Allowable Data Types for Format Values	289
Table 44	Defined Directions for Reserved Parameters	290
Table 45	[Algorithmic Model] Subparameter and [Model] Model Type Interaction	292
Table 46	Interconnect Modeling Keywords and Subparameters	298
Table 47	Allowed Terminal type Associations [†]	311
Table 1	Special Rules for Keyword [Model]	48
Table 2	Scheduled Model Initial State	65
Table 3	Example of Setting Isso_pu and Isso_pd Values	77
Table 4	Bus Hold without Off_Delay Initialization	103
Table 5	Bus Hold without Off_Delay Transitions	103
Table 6	Bus Hold with Off_Delay Initialization	104
Table 7	Bus Hold with Off_Delay Transitions	104
Table 8	Fall Back, Initial State	106
Table 9	Fall Back, Driver Rising Cycle	107
Table 10	Fall Back, Driver Falling Cycle	107
Table 11	Language Extension Keywords	109
Table 12	Port Names in Multi-Lingual Modeling	112
Table 13	Required Port Names for Single-ended Model-type Assignments	130
Table 14	Required Port Names for Differential Model-type Assignments	130

Table 15	Package Modeling Keywords	158
Table 16	Voltage Ranges	184
Table 17	Allowable Data Types for Format Values	223
Table 18	General Rules and Allowable Usage for General Reserved Parameters	229
Table 19	Allowable Data Types for General Reserved Parameters	229
Table 20	Allowable Data Formats for General Reserved Parameters	230
Table 21	General Rules and Allowable Usage for Supporting Files Reserved Parameters	233
Table 22	Allowable Data Types for Supporting Files Reserved Parameters	233
Table 23	Allowable Data Formats for Supporting Files Reserved Parameters	234
Table 24	General Rules and Allowable Usage for Jitter and Noise Reserved Parameters	249
Table 25	Allowable Data Types for Jitter and Noise Reserved Parameters	250
Table 26	Allowable Data Formats for Jitter and Noise Reserved Parameters	251
Table 27	General Rules and Allowable Usage for Modulation Reserved Parameters	258
Table 28	Allowable Data Types for Modulation Reserved Parameters	258
Table 29	Allowable Data Formats for Modulation Reserved Parameters	259
Table 30	General Rules and Allowable Usage for Repeater Reserved Parameters	262
Table 31	Allowable Data Types for Repeater Reserved Parameters	262
Table 32	Allowable Data Formats for Repeater Reserved Parameters	262
Table 33	General Rules and Allowable Usage for BCI Reserved Parameters	273
Table 34	Allowable Data Types for BCI Reserved Parameters	273
Table 35	Allowable Data Formats for BCI Reserved Parameters	273
Table 36	General Rules and Allowable Usage for Alternative Analog Modeling Reserved Parameters	279
Table 37	Allowable Data Types for Alternative Analog Modeling Reserved Parameters	279
Table 38	Allowable Data Formats for Alternative Analog Modeling Reserved Parameters	279
Table 39	Reserved Parameters and Supported AMI Versions	281
Table 40	General Rules and Allowable Usage for Reserved Parameters	283
Table 41	Allowable Data Types for Reserved Parameters	284
Table 42	Allowable Data Formats for Reserved Parameters	286
Table 43	Allowable Data Types for Format Values	288
Table 44	Defined Directions for Reserved Parameters	289
Table 45	[Algorithmic Model] Subparameter and [Model] Model Type Interaction	291
Table 46	Interconnect Modeling Keywords and Subparameters	297
Table 47	Allowed Terminal type Associations [†]	310
Table 1	Special Rules for Keyword [Model]	48
Table 2	Scheduled Model Initial State	65
Table 3	Example of Setting Isso_pu and Isso_pd Values	77
Table 4	Bus Hold without Off_Delay Initialization	103
Table 5	Bus Hold without Off_Delay Transitions	103
Table 6	Bus Hold with Off_Delay (Requires Either [Pullup] or [Pulldown] Only) Initialization	104
Table 7	Bus Hold with Off_Delay (Requires Either [Pullup] or [Pulldown] Only) Transitions	104
Table 8	Fall Back, Initial State	106
Table 9	Fall Back, Driver Rising Cycle	107

Table 10	Fall Back, Driver Falling Cycle	107
Table 11	Language Extension Keywords	109
Table 12	Port Names in Multi-Lingual Modeling	112
Table 13	Required Port Names for Single-ended Model_type Assignments	130
Table 14	Required Port Names for Differential Model_type Assignments	130
Table 15	Package Modeling Keywords	158
Table 16	Voltage Ranges	184
Table 17	Allowable Data Types for Format Values	223
Table 18	General Rules and Allowable Usage for General Reserved Parameters	229
Table 19	Allowable Data Types for General Reserved Parameters	229
Table 20	Allowable Data Formats for General Reserved Parameters	230
Table 21	General Rules and Allowable Usage for Supporting Files Reserved Parameters	233
Table 22	Allowable Data Types for Supporting Files Reserved Parameters	233
Table 23	Allowable Data Formats for Supporting Files Reserved Parameters	234
Table 24	General Rules and Allowable Usage for Jitter and Noise Reserved Parameters	249
Table 25	Allowable Data Types for Jitter and Noise Reserved Parameters	250
Table 26	Allowable Data Formats for Jitter and Noise Reserved Parameters	251
Table 27	General Rules and Allowable Usage for Modulation Reserved Parameters	258
Table 28	Allowable Data Types for Modulation Reserved Parameters	258
Table 29	Allowable Data Formats for Modulation Reserved Parameters	259
Table 30	General Rules and Allowable Usage for Repeater Reserved Parameters	262
Table 31	Allowable Data Types for Repeater Reserved Parameters	262
Table 32	Allowable Data Formats for Repeater Reserved Parameters	262
Table 33	General Rules and Allowable Usage for BCI Reserved Parameters	273
Table 34	Allowable Data Types for BCI Reserved Parameters	273
Table 35	Allowable Data Formats for BCI Reserved Parameters	273
Table 36	General Rules and Allowable Usage for Alternative Analog Modeling Reserved Parameters	279
Table 37	Allowable Data Types for Alternative Analog Modeling Reserved Parameters	279
Table 38	Allowable Data Formats for Alternative Analog Modeling Reserved Parameters	279
Table 39	Reserved Parameters and Supported AMI Versions	281
Table 40	General Rules and Allowable Usage for Reserved Parameters	283
Table 41	Allowable Data Types for Reserved Parameters	284
Table 42	Allowable Data Formats for Reserved Parameters	286
Table 43	Allowable Data Types for Format Values	288
Table 44	Defined Directions for Reserved Parameters	289
Table 45	[Algorithmic Model] Subparameter and [Model] Model_Type Interaction	291
Table 46	Interconnect Modeling Keywords and Subparameters	297
Table 47	Allowed Terminal_type Associations [†]	310

Formatted: Table of Figures, Tab stops: 6.65", Right, Leader: ...

Figure 1	Example of File Naming Definitions	14
Figure 2	Reference Load Connections	47
Figure 3	Single Ended or True Differential Buffer	48
Figure 4	Receiver Voltage with Hysteresis Thresholds	51
Figure 5	Receiver Voltage with Static and Dynamic Overshoot Limits	52
Figure 6	Receiver Voltage with Dynamic Area Overshoot Limits	53
Figure 7	Receiver Voltage with Pulse Immunity Thresholds	54
Figure 8	Low State (Logic Zero) Isso _{pd} Data Collection	71
Figure 9	High State (Logic One) Isso _{pu} Data Collection	72
Figure 10	Reference Data Collection	73
Figure 11	Reference Data Collection with Supply Modulation	73
Figure 12	[Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data	76
Figure 13	Series Element Associations	78
Figure 14	[Series Current] Voltage Priority and Current Direction	79
Figure 15	[Series MOSFET] Voltage Polarities and Current Direction	80
Figure 16	[Rising Waveform] and [Falling Waveform] Fixtures	84
Figure 17	[External Reference] Used Only for Non-driver Modes	87
Figure 18	[Composite Current] Internal Current Paths	88
Figure 19	[GND Pulse Table] Waveforms at Die	97
Figure 20	Port Names for I/O Buffer	110
Figure 21	Port Names for Series Switch	110
Figure 22	Example Showing [External Circuit] Ports	111
Figure 23	AMS Model Unit, Using an I/O Buffer as an Example	112
Figure 24	An Analog Only Model Unit, Using an I/O Buffer as an Example	113
Figure 25	Example of an [External Model] I/O Buffer using SPICE, Verilog A(MS), or VHDL A(MS)	120
Figure 26	Example SPICE, IBIS ISS, Verilog A(MS) or VHDL A(MS) Implementation	122
Figure 27	Example * AMS Implementation	123
Figure 28	Port Names for True Differential I/O Buffer	124
Figure 29	Example SPICE, IBIS ISS, Verilog A(MS) or VHDL A(MS) Implementation of a True Differential Buffer	125
Figure 30	Reference Example for [Node Declarations] Keyword	147
Figure 31	[Test Load] Elements and Placement	152
Figure 32	Package Matrix Voltage Polarities and Current Directions	163
Figure 33	SIMM Package Path Example	175
Figure 34	Fork and Endfork in [Path Description]	176
Figure 35	Discrete Series Element in [Path Description]	176
Figure 36	Series Passive Components as Differential Termination	177
Figure 37	Paths Connected by Series Resistors as Differential Terminators	178
Figure 38	Example of TTgnd Extraction Setup	184
Figure 39	Example of Series MOSFET Table Extraction	185
Figure 40	257	
Figure 41	Repeater Link	260
Figure 42	Transmitter Analog Circuit	272
Figure 43	Receiver Analog Circuit	273
Figure 44	Example Interconnect Model Structure	290

Figure 45	Package Substrate I/O Paths	292
Figure 46	Package Substrate Rail Terminals	293
Figure 47	Aggressor Only Examples	305
Figure 48	A Special Case with Aggressor Only	306
Figure 49	Electrical Connections for Full Buffer Pin Model with Power Routing	312
Figure 50	Electrical Terminals for Full Buffer Pin Model with Power Routing	313
Figure 1	Example of File Naming Definitions	14
Figure 2	Reference Load Connections	47
Figure 3	Single Ended or True Differential Buffer	48
Figure 4	Receiver Voltage with Hysteresis Thresholds	51
Figure 5	Receiver Voltage with Static and Dynamic Overshoot Limits	52
Figure 6	Receiver Voltage with Dynamic Area Overshoot Limits	53
Figure 7	Receiver Voltage with Pulse Immunity Thresholds	54
Figure 8	Low State (Logic Zero) Isso_pd Data Collection	71
Figure 9	High State (Logic One) Isso_pu Data Collection	72
Figure 10	Reference Data Collection	73
Figure 11	Reference Data Collection with Supply Modulation	73
Figure 12	[Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data	76
Figure 13	Series Element Associations	78
Figure 14	[Series Current] Voltage Priority and Current Direction	79
Figure 15	[Series MOSFET] Voltage Polarities and Current Direction	80
Figure 16	[Rising Waveform] and [Falling Waveform] Fixtures	84
Figure 17	[External Reference] Used Only for Non-driver Modes	87
Figure 18	[Composite Current] Internal Current Paths	88
Figure 19	[GND Pulse Table] Waveforms at Die	97
Figure 20	Port Names for I/O Buffer	110
Figure 21	Port Names for Series Switch	110
Figure 22	Example Showing [External Circuit] Ports	111
Figure 23	AMS Model Unit, Using an I/O Buffer as an Example	112
Figure 24	An Analog Only Model Unit, Using an I/O Buffer as an Example	113
Figure 25	Example of an [External Model] I/O Buffer using SPICE, Verilog A(MS), or VHDL A(MS)	120
Figure 26	Example SPICE, IBIS ISS, Verilog A(MS) or VHDL A(MS) Implementation	122
Figure 27	Example * AMS Implementation	123
Figure 28	Port Names for True Differential I/O Buffer	124
Figure 29	Example SPICE, IBIS ISS, Verilog A(MS) or VHDL A(MS) Implementation of a True Differential Buffer	125
Figure 30	Reference Example for [Node Declarations] Keyword	147
Figure 31	[Test Load] Elements and Placement	152
Figure 32	Package Matrix Voltage Polarities and Current Directions	163
Figure 33	SIMM Package Path Example	175
Figure 34	Fork and Endfork in [Path Description]	176
Figure 35	Discrete Series Element in [Path Description]	176
Figure 36		177
Figure 37		178
Figure 38		184

Figure 39	185
Figure 40	257
Figure 41 Repeater Link	260
Figure 42 Transmitter Analog Circuit	272
Figure 43 Receiver Analog Circuit	273
Figure 44 Example Interconnect Model Structure	290
Figure 45 Package Substrate I/O Paths	292
Figure 46 Package Substrate Rail Terminals	293
Figure 47 Aggressor Only Examples	305
Figure 48 A Special Case with Aggressor Only	306
Figure 49 Electrical Connections for Full Buffer Pin Model with Power Routing	312
Figure 50 Electrical Terminals for Full Buffer Pin Model with Power Routing	313
Figure 1 Example of File Naming Definitions	14
Figure 2 Reference Load Connections	47
Figure 3 Single Ended or True Differential Buffer	48
Figure 4 Receiver Voltage with Hysteresis Thresholds	51
Figure 5 Receiver Voltage with Static and Dynamic Overshoot Limits	52
Figure 6 Receiver Voltage with Dynamic Area Overshoot Limits	53
Figure 7 Receiver Voltage with Pulse Immunity Thresholds	54
Figure 8 Low State (Logic Zero) Isso _{pd} Data Collection	71
Figure 9 High State (Logic One) Isso _{pu} Data Collection	72
Figure 10 Reference Data Collection	73
Figure 11 Reference Data Collection with Supply Modulation	73
Figure 12 [Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data	76
Figure 13 Series Element Associations	78
Figure 14 [Series Current] Voltage Priority and Current Direction	79
Figure 15 [Series MOSFET] Voltage Polarities and Current Direction	80
Figure 16 [Rising Waveform] and [Falling Waveform] Fixtures	84
Figure 17 [External Reference] Used Only for Non-driver Modes	87
Figure 18 [Composite Current] Internal Current Paths	88
Figure 19 [GND Pulse Table] Waveforms at Die	97
Figure 20 Port Names for I/O Buffer	110
Figure 21 Port Names for Series Switch	110
Figure 22 Example Showing [External Circuit] Ports	111
Figure 23 AMS Model Unit, Using an I/O Buffer as an Example	112
Figure 24 An Analog-Only Model Unit, Using an I/O Buffer as an Example	113
Figure 25 Example of an [External Model] I/O Buffer using SPICE, Verilog-A(MS), or VHDL-A(MS)	120
Figure 26	122
Figure 27	123
Figure 28	124
Figure 29	125
Figure 30	147
Figure 31	152
Figure 32	163
Figure 33	175

Figure 34	176
Figure 35	176
Figure 36	177
Figure 37	178
Figure 38	184
Figure 39	185
Figure 40	257
Figure 41 Repeater Link	260
Figure 42 Transmitter Analog Circuit	272
Figure 43 Receiver Analog Circuit	273
Figure 44 Example Interconnect Model Structure	290
Figure 45 Package Substrate I/O Paths	292
Figure 46 Package Substrate Rail Terminals	293
Figure 47 Aggressor Only Examples	305
Figure 48 A Special Case with Aggressor Only	306
Figure 49 Electrical Connections for Full Buffer Pin Model with Power Routing	312
Figure 50 Electrical Terminals for Full Buffer Pin Model with Power Routing	313
Figure 1 Example of File Naming Definitions	14
Figure 2 Reference Load Connections	47
Figure 3 Single Ended or True Differential Buffer	48
Figure 4 Receiver Voltage with Hysteresis Thresholds	51
Figure 5 Receiver Voltage with Static and Dynamic Overshoot Limits	52
Figure 6 Receiver Voltage with Dynamic Area Overshoot Limits	53
Figure 7 Receiver Voltage with Pulse Immunity Thresholds	54
Figure 8 Low State (Logic Zero) Isso_pd Data Collection	71
Figure 9 High State (Logic One) Isso_pu Data Collection	72
Figure 10 Reference Data Collection	73
Figure 11 Reference Data Collection with Supply Modulation	73
Figure 12 [Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data	76
Figure 13 Series Element Associations	78
Figure 14 [Series Current] Voltage Priority and Current Direction	79
Figure 15 [Series MOSFET] Voltage Polarities and Current Direction	80
Figure 16 [Rising Waveform] and [Falling Waveform] Fixtures	84
Figure 17 [External Reference] Used Only for Non-driver Modes	87
Figure 18 [Composite Current] Internal Current Paths	88
Figure 19 [GND Pulse Table] Waveforms at Die	97
Figure 20 Port Names for I/O Buffer	110
Figure 21 Port Names for Series Switch	110
Figure 22 Example Showing [External Circuit] Ports	111
Figure 23	112
Figure 24	113
Figure 25	120
Figure 26	122
Figure 27	123
Figure 28	124
Figure 29	125

Figure 30	147
Figure 31	152
Figure 32	163
Figure 33	175
Figure 34	176
Figure 35	176
Figure 36	177
Figure 37	178
Figure 38	184
Figure 39	185
Figure 40	257
Figure 41 Repeater Link	260
Figure 42 Transmitter Analog Circuit	272
Figure 43 Receiver Analog Circuit	273
Figure 44 Example Interconnect Model Structure	290
Figure 45 Package Substrate I/O Paths	292
Figure 46 Package Substrate Rail Terminals	293
Figure 47 Aggressor Only Examples	305
Figure 48 A Special Case with Aggressor Only	306
Figure 49 Electrical Connections for Full Buffer Pin Model with Power Routing	312
Figure 50 Electrical Terminals for Full Buffer Pin Model with Power Routing	313
Figure 1 Example of File Naming Definitions	14
Figure 2 Reference Load Connections	47
Figure 3 Single Ended or True Differential Buffer	48
Figure 4 Receiver Voltage with Hysteresis Thresholds	51
Figure 5 Receiver Voltage with Static and Dynamic Overshoot Limits	52
Figure 6 Receiver Voltage with Dynamic Area Overshoot Limits	53
Figure 7 Receiver Voltage with Pulse Immunity Thresholds	54
Figure 8 Low State (Logic Zero) Isso_pd Data Collection	71
Figure 9 High State (Logic One) Isso_pu Data Collection	72
Figure 10 Reference Data Collection	73
Figure 11 Reference Data Collection with Supply Modulation	73
Figure 12 [Rend], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data	76
Figure 13 Series Element Associations	78
Figure 14 [Series Current] Voltage Priority and Current Direction	79
Figure 15 [Series MOSFET] Voltage Polarities and Current Direction	80
Figure 16 [Rising Waveform] and [Falling Waveform] Fixtures	84
Figure 17 [External Reference] Used Only for Non driver Modes	87
Figure 18 [Composite Current] Internal Current Paths	88
Figure 19	97
Figure 20	110
Figure 21	110
Figure 22	111
Figure 23	112
Figure 24	113
Figure 25	120

<u>Figure 26</u>	<u>122</u>
<u>Figure 27</u>	<u>123</u>
<u>Figure 28</u>	<u>124</u>
<u>Figure 29</u>	<u>125</u>
<u>Figure 30</u>	<u>147</u>
<u>Figure 31</u>	<u>152</u>
<u>Figure 32</u>	<u>163</u>
<u>Figure 33</u>	<u>175</u>
<u>Figure 34</u>	<u>176</u>
<u>Figure 35</u>	<u>176</u>
<u>Figure 36</u>	<u>177</u>
<u>Figure 37</u>	<u>178</u>
<u>Figure 38</u>	<u>184</u>
<u>Figure 39</u>	<u>185</u>
<u>Figure 40</u>	<u>257</u>
<u>Figure 41 Repeater Link</u>	<u>260</u>
<u>Figure 42 Transmitter Analog Circuit</u>	<u>272</u>
<u>Figure 43 Receiver Analog Circuit</u>	<u>273</u>
<u>Figure 44 Example Interconnect Model Structure</u>	<u>290</u>
<u>Figure 45 Package Substrate I/O Paths</u>	<u>292</u>
<u>Figure 46 Package Substrate Rail Terminals</u>	<u>293</u>
<u>Figure 47 Aggressor Only Examples</u>	<u>305</u>
<u>Figure 48 A Special Case with Aggressor Only</u>	<u>306</u>
<u>Figure 49 Electrical Connections for Full Buffer Pin Model with Power Routing</u>	<u>312</u>
<u>Figure 50 Electrical Terminals for Full Buffer Pin Model with Power Routing</u>	<u>313</u>
<u>Figure 1 Example of File Naming Definitions</u>	<u>14</u>
<u>Figure 2 Reference Load Connections</u>	<u>47</u>
<u>Figure 3 Single Ended or True Differential Buffer</u>	<u>48</u>
<u>Figure 4 Receiver Voltage with Hysteresis Thresholds</u>	<u>51</u>
<u>Figure 5 Receiver Voltage with Static and Dynamic Overshoot Limits</u>	<u>52</u>
<u>Figure 6 Receiver Voltage with Dynamic Area Overshoot Limits</u>	<u>53</u>
<u>Figure 7 Receiver Voltage with Pulse Immunity Thresholds</u>	<u>54</u>
<u>Figure 8 Low State (Logic Zero) Isso_pd Data Collection</u>	<u>71</u>
<u>Figure 9 High State (Logic One) Isso_pu Data Collection</u>	<u>72</u>
<u>Figure 10 Reference Data Collection</u>	<u>73</u>
<u>Figure 11 Reference Data Collection with Supply Modulation</u>	<u>73</u>
<u>Figure 12 [Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data</u>	<u>76</u>
<u>Figure 13 Series Element Associations</u>	<u>78</u>
<u>Figure 14 [Series Current] Voltage Priority and Current Direction</u>	<u>79</u>
<u>Figure 15 [Series MOSFET] Voltage Polarities and Current Direction</u>	<u>80</u>
<u>Figure 16 [Rising Waveform] and [Falling Waveform] Fixtures</u>	<u>84</u>
<u>Figure 17 [External Reference] Used Only for Non-driver Modes</u>	<u>87</u>
<u>Figure 18 [Composite Current] Internal Current Paths</u>	<u>88</u>
<u>Figure 19</u>	<u>97</u>
<u>Figure 20</u>	<u>110</u>
<u>Figure 21</u>	<u>110</u>

Figure 22	111
Figure 23	112
Figure 24	113
Figure 25	120
Figure 26	122
Figure 27	123
Figure 28	124
Figure 29	125
Figure 30	147
Figure 31	152
Figure 32	163
Figure 33	175
Figure 34	176
Figure 35	176
Figure 36	177
Figure 37	178
Figure 38	184
Figure 39	185
Figure 40	257
Figure 41 Repeater Link	260
Figure 42 Transmitter Analog Circuit	272
Figure 43 Receiver Analog Circuit	273
Figure 44 Example Interconnect Model Structure	290
Figure 45	292
Figure 46	293
Figure 47 Aggressor Only Examples	305
Figure 48 A Special Case with Aggressor Only	306
Figure 49 Electrical Connections for Full Buffer Pin Model with Power Routing	312
Figure 50 Electrical Terminals for Full Buffer Pin Model with Power Routing	313
Figure 1 Example of File Naming Definitions	14
Figure 2 Reference Load Connections	47
Figure 3 Single Ended or True Differential Buffer	48
Figure 4 Receiver Voltage with Hysteresis Thresholds	51
Figure 5 Receiver Voltage with Static and Dynamic Overshoot Limits	52
Figure 6 Receiver Voltage with Dynamic Area Overshoot Limits	53
Figure 7 Receiver Voltage with Pulse Immunity Thresholds	54
Figure 8 Low State (Logic Zero) Isso_pd Data Collection	71
Figure 9 High State (Logic One) Isso_pu Data Collection	72
Figure 10 Reference Data Collection	73
Figure 11 Reference Data Collection with Supply Modulation	73
Figure 12 [Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data	76
Figure 13 Series Element Associations	78
Figure 14 [Series Current] Voltage Priority and Current Direction	79
Figure 15 [Series MOSFET] Voltage Polarities and Current Direction	80
Figure 16 [Rising Waveform] and [Falling Waveform] Fixtures	84
Figure 17 [External Reference] Used Only for Non-driver Modes	87

Figure 18 — [Composite Current] Internal Current Paths	88
Figure 19 — 97	
Figure 20 — 110	
Figure 21 — 110	
Figure 22 — 111	
Figure 23 — 112	
Figure 24 — 113	
Figure 25 — 120	
Figure 26 — 122	
Figure 27 — 123	
Figure 28 — 124	
Figure 29 — 125	
Figure 30 — 147	
Figure 31 — 152	
Figure 32 — 163	
Figure 33 — 175	
Figure 34 — 176	
Figure 35 — 176	
Figure 36 — 177	
Figure 37 — 178	
Figure 38 — 184	
Figure 39 — 185	
Figure 40 — 257	
Figure 41 — Repeater Link	260
Figure 42 — Transmitter Analog Circuit	272
Figure 43 — Receiver Analog Circuit	273
Figure 44 — Example Interconnect Model Structure	290
Figure 45 — 292	
Figure 46 — 293	
Figure 47 — Aggressor Only Examples	305
Figure 48 — A Special Case with Aggressor Only	306
Figure 49 — Electrical Connections for Full Buffer Pin Model with Power Routing	312
Figure 50 — 313	
Figure 1 — Example of File Naming Definitions	14
Figure 2 — Reference Load Connections	47
Figure 3 — Single Ended or True Differential Buffer	48
Figure 4 — Receiver Voltage with Hysteresis Thresholds	51
Figure 5 — Receiver Voltage with Static and Dynamic Overshoot Limits	52
Figure 6 — Receiver Voltage with Dynamic Area Overshoot Limits	53
Figure 7 — Receiver Voltage with Pulse Immunity Thresholds	54
Figure 8 — Low State (Logic Zero) Isso_pd Data Collection	71
Figure 9 — High State (Logic One) Isso_pu Data Collection	72
Figure 10 — Reference Data Collection	73
Figure 11 — Reference Data Collection with Supply Modulation	73
Figure 12 — [Rend], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data	76
Figure 13 — Series Element Associations	78

Figure 14	79
Figure 15	80
Figure 16 [Rising Waveform] and [Falling Waveform] Fixtures	84
Figure 17 [External Reference] Used Only for Non-driver Modes	87
Figure 18 [Composite Current] Internal Current Paths	88
Figure 19	97
Figure 20	110
Figure 21	110
Figure 22	111
Figure 23	112
Figure 24	113
Figure 25	120
Figure 26	122
Figure 27	123
Figure 28	124
Figure 29	125
Figure 30	147
Figure 31	152
Figure 32	163
Figure 33	175
Figure 34	176
Figure 35	176
Figure 36	177
Figure 37	178
Figure 38	184
Figure 39	185
Figure 40	257
Figure 41 Repeater Link	260
Figure 42 Transmitter Analog Circuit	272
Figure 43 Receiver Analog Circuit	273
Figure 44 Example Interconnect Model Structure	290
Figure 45	292
Figure 46	293
Figure 47 Aggressor Only Examples	305
Figure 48 A Special Case with Aggressor Only	306
Figure 49 Electrical Connections for Full Buffer Pin Model with Power Routing	312
Figure 50	313
Figure 1 Example of File Naming Definitions	14
Figure 2 Reference Load Connections	47
Figure 3 Single Ended or True Differential Buffer	48
Figure 4 Receiver Voltage with Hysteresis Thresholds	51
Figure 5 Receiver Voltage with Static and Dynamic Overshoot Limits	52
Figure 6 Receiver Voltage with Dynamic Area Overshoot Limits	53
Figure 7 Receiver Voltage with Pulse Immunity Thresholds	54
Figure 8 Low State (Logic Zero) Isso_pd Data Collection	71
Figure 9 High State (Logic One) Isso_pu Data Collection	72

Figure 10	Reference Data Collection.....	73
Figure 11	Reference Data Collection with Supply Modulation.....	73
Figure 12	[Rend], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data.....	76
Figure 13	78
Figure 14	79
Figure 15	80
Figure 16	[Rising Waveform] and [Falling Waveform] Fixtures.....	84
Figure 17	[External Reference] Used Only for Non-driver Modes.....	87
Figure 18	[Composite Current] Internal Current Paths.....	88
Figure 19	97
Figure 20	110
Figure 21	110
Figure 22	111
Figure 23	112
Figure 24	113
Figure 25	120
Figure 26	122
Figure 27	123
Figure 28	124
Figure 29	125
Figure 30	147
Figure 31	152
Figure 32	163
Figure 33	175
Figure 34	176
Figure 35	176
Figure 36	177
Figure 37	178
Figure 38	184
Figure 39	185
Figure 40	257
Figure 41	Repeater Link.....	260
Figure 42	Transmitter Analog Circuit.....	272
Figure 43	Receiver Analog Circuit.....	273
Figure 44	Example Interconnect Model Structure.....	290
Figure 45	292
Figure 46	293
Figure 47	Aggressor Only Examples.....	305
Figure 48	A Special Case with Aggressor Only.....	306
Figure 49	Electrical Connections for Full Buffer Pin Model with Power Routing.....	312
Figure 50	313
Figure 1	Example of File Naming Definitions.....	14
Figure 2	Reference Load Connections.....	47
Figure 3	Single Ended or True Differential Buffer.....	48
Figure 4	Receiver Voltage with Hysteresis Thresholds.....	51
Figure 5	Receiver Voltage with Static and Dynamic Overshoot Limits.....	52

Figure 6	Receiver Voltage with Dynamic Area Overshoot Limits	53
Figure 7	Receiver Voltage with Pulse Immunity Thresholds	54
Figure 8	Low State (Logic Zero) Isso_pd Data Collection	71
Figure 9	High State (Logic One) Isso_pu Data Collection	72
Figure 10	73
Figure 11	73
Figure 12	76
Figure 13	78
Figure 14	79
Figure 15	80
Figure 16	[Rising Waveform] and [Falling Waveform] Fixtures	84
Figure 17	[External Reference] Used Only for Non-driver Modes	87
Figure 18	[Composite Current] Internal Current Paths	88
Figure 19	97
Figure 20	110
Figure 21	110
Figure 22	111
Figure 23	112
Figure 24	113
Figure 25	120
Figure 26	122
Figure 27	123
Figure 28	124
Figure 29	125
Figure 30	147
Figure 31	152
Figure 32	163
Figure 33	175
Figure 34	176
Figure 35	176
Figure 36	177
Figure 37	178
Figure 38	184
Figure 39	185
Figure 40	257
Figure 41	Repeater Link	260
Figure 42	Transmitter Analog Circuit	272
Figure 43	Receiver Analog Circuit	273
Figure 44	Example Interconnect Model Structure	290
Figure 45	292
Figure 46	293
Figure 47	Aggressor Only Examples	305
Figure 48	A Special Case with Aggressor Only	306
Figure 49	Electrical Connections for Full Buffer Pin Model with Power Routing	312
Figure 50	313
Figure 1	Example of File Naming Definitions	14

Figure 2	Reference Load Connections	47
Figure 3	Single-Ended or True Differential Buffer	48
Figure 4	Receiver Voltage with Hysteresis Thresholds	51
Figure 5	Receiver Voltage with Static and Dynamic Overshoot Limits	52
Figure 6		53
Figure 7		54
Figure 8		71
Figure 9		72
Figure 10		73
Figure 11		73
Figure 12		76
Figure 13		78
Figure 14		79
Figure 15		80
Figure 16	[Rising Waveform] and [Falling Waveform] Fixtures	84
Figure 17	[External Reference] Used Only for Non-driver Modes	87
Figure 18	[Composite Current] Internal Current Paths	88
Figure 19		97
Figure 20		110
Figure 21		110
Figure 22		111
Figure 23		112
Figure 24		113
Figure 25		120
Figure 26		122
Figure 27		123
Figure 28		124
Figure 29		125
Figure 30		147
Figure 31		152
Figure 32		163
Figure 33		175
Figure 34		176
Figure 35		176
Figure 36		177
Figure 37		178
Figure 38		184
Figure 39		185
Figure 40		257
Figure 41	Repeater Link	260
Figure 42	Transmitter Analog Circuit	272
Figure 43	Receiver Analog Circuit	273
Figure 44	Example Interconnect Model Structure	290
Figure 45		292
Figure 46		293
Figure 47	Aggressor Only Examples	305

Figure 48 — A Special Case with Aggressor Only	306
Figure 49 — Electrical Connections for Full Buffer Pin Model with Power Routing	312
Figure 50 —	313
Figure 1 — Example of File Naming Definitions	14
Figure 2 — Reference Load Connections	47
Figure 3 — Single Ended or True Differential Buffer	48
Figure 4 — Receiver Voltage with Hysteresis Thresholds	51
Figure 5 —	52
Figure 6 —	53
Figure 7 —	54
Figure 8 —	71
Figure 9 —	72
Figure 10 —	73
Figure 11 —	73
Figure 12 —	76
Figure 13 —	78
Figure 14 —	79
Figure 15 —	80
Figure 16 — [Rising Waveform] and [Falling Waveform] Fixtures	84
Figure 17 — [External Reference] — Used Only for Non-driver Modes	87
Figure 18 — [Composite Current] Internal Current Paths	88
Figure 19 —	97
Figure 20 —	110
Figure 21 —	110
Figure 22 —	111
Figure 23 —	112
Figure 24 —	113
Figure 25 —	120
Figure 26 —	122
Figure 27 —	123
Figure 28 —	124
Figure 29 —	125
Figure 30 —	147
Figure 31 —	152
Figure 32 —	163
Figure 33 —	175
Figure 34 —	176
Figure 35 —	176
Figure 36 —	177
Figure 37 —	178
Figure 38 —	184
Figure 39 —	185
Figure 40 —	257
Figure 41 — Repeater Link	260
Figure 42 — Transmitter Analog Circuit	272
Figure 43 — Receiver Analog Circuit	273

<u>Figure 44</u>	<u>Example Interconnect Model Structure</u>	<u>290</u>
<u>Figure 45</u>	<u>292</u>	
<u>Figure 46</u>	<u>293</u>	
<u>Figure 47</u>	<u>Aggressor Only Examples</u>	<u>305</u>
<u>Figure 48</u>	<u>A Special Case with Aggressor Only</u>	<u>306</u>
<u>Figure 49</u>	<u>Electrical Connections for Full Buffer Pin Model with Power Routing</u>	<u>312</u>
<u>Figure 50</u>	<u>313</u>	
<u>Figure 1</u>	<u>Example of File Naming Definitions</u>	<u>14</u>
<u>Figure 2</u>	<u>Reference Load Connections</u>	<u>47</u>
<u>Figure 3</u>	<u>Single Ended or True Differential Buffer</u>	<u>48</u>
<u>Figure 4</u>	<u>51</u>	
<u>Figure 5</u>	<u>52</u>	
<u>Figure 6</u>	<u>53</u>	
<u>Figure 7</u>	<u>54</u>	
<u>Figure 8</u>	<u>71</u>	
<u>Figure 9</u>	<u>72</u>	
<u>Figure 10</u>	<u>73</u>	
<u>Figure 11</u>	<u>73</u>	
<u>Figure 12</u>	<u>76</u>	
<u>Figure 13</u>	<u>78</u>	
<u>Figure 14</u>	<u>79</u>	
<u>Figure 15</u>	<u>80</u>	
<u>Figure 16</u>	<u>[Rising Waveform] and [Falling Waveform] Fixtures</u>	<u>84</u>
<u>Figure 17</u>	<u>[External Reference] Used Only for Non-driver Modes</u>	<u>87</u>
<u>Figure 18</u>	<u>[Composite Current] Internal Current Paths</u>	<u>88</u>
<u>Figure 19</u>	<u>97</u>	
<u>Figure 20</u>	<u>110</u>	
<u>Figure 21</u>	<u>110</u>	
<u>Figure 22</u>	<u>111</u>	
<u>Figure 23</u>	<u>112</u>	
<u>Figure 24</u>	<u>113</u>	
<u>Figure 25</u>	<u>120</u>	
<u>Figure 26</u>	<u>122</u>	
<u>Figure 27</u>	<u>123</u>	
<u>Figure 28</u>	<u>124</u>	
<u>Figure 29</u>	<u>125</u>	
<u>Figure 30</u>	<u>147</u>	
<u>Figure 31</u>	<u>152</u>	
<u>Figure 32</u>	<u>163</u>	
<u>Figure 33</u>	<u>175</u>	
<u>Figure 34</u>	<u>176</u>	
<u>Figure 35</u>	<u>176</u>	
<u>Figure 36</u>	<u>177</u>	
<u>Figure 37</u>	<u>178</u>	
<u>Figure 38</u>	<u>184</u>	
<u>Figure 39</u>	<u>185</u>	

Figure 40	257
Figure 41 Repeater Link	260
Figure 42 Transmitter Analog Circuit	272
Figure 43 Receiver Analog Circuit	273
Figure 44 Example Interconnect Model Structure	290
Figure 45	292
Figure 46	293
Figure 47 Aggressor Only Examples	305
Figure 48 A Special Case with Aggressor Only	306
Figure 49 Electrical Connections for Full Buffer Pin Model with Power Routing	312
Figure 50	313
Figure 1 Example of File Naming Definitions	14
Figure 2	47
Figure 3 Single Ended or True Differential Buffer	48
Figure 4	51
Figure 5	52
Figure 6	53
Figure 7	54
Figure 8	71
Figure 9	72
Figure 10	73
Figure 11	73
Figure 12	76
Figure 13	78
Figure 14	79
Figure 15	80
Figure 16 [Rising Waveform] and [Falling Waveform] Fixtures	84
Figure 17 [External Reference] Used Only for Non-driver Modes	87
Figure 18 [Composite Current] Internal Current Paths	88
Figure 19	97
Figure 20	110
Figure 21	110
Figure 22	111
Figure 23	112
Figure 24	113
Figure 25	120
Figure 26	122
Figure 27	123
Figure 28	124
Figure 29	125
Figure 30	147
Figure 31	152
Figure 32	163
Figure 33	175
Figure 34	176
Figure 35	176

<u>Figure 36</u>	<u>177</u>
<u>Figure 37</u>	<u>178</u>
<u>Figure 38</u>	<u>184</u>
<u>Figure 39</u>	<u>185</u>
<u>Figure 40</u>	<u>257</u>
<u>Figure 41 Repeater Link</u>	<u>260</u>
<u>Figure 42 Transmitter Analog Circuit</u>	<u>272</u>
<u>Figure 43 Receiver Analog Circuit</u>	<u>273</u>
<u>Figure 44 Example Interconnect Model Structure</u>	<u>290</u>
<u>Figure 45</u>	<u>292</u>
<u>Figure 46</u>	<u>293</u>
<u>Figure 47 Aggressor Only Examples</u>	<u>305</u>
<u>Figure 48 A Special Case with Aggressor Only</u>	<u>306</u>
<u>Figure 49 Electrical Connections for Full Buffer Pin Model with Power Routing</u>	<u>312</u>
<u>Figure 50</u>	<u>313</u>
<u>Figure 1 Example of File Naming Definitions</u>	<u>14</u>
<u>Figure 2</u>	<u>47</u>
<u>Figure 3 Single Ended or True Differential Buffer</u>	<u>48</u>
<u>Figure 4</u>	<u>51</u>
<u>Figure 5</u>	<u>52</u>
<u>Figure 6</u>	<u>53</u>
<u>Figure 7</u>	<u>54</u>
<u>Figure 8</u>	<u>71</u>
<u>Figure 9</u>	<u>72</u>
<u>Figure 10</u>	<u>73</u>
<u>Figure 11</u>	<u>73</u>
<u>Figure 12</u>	<u>76</u>
<u>Figure 13</u>	<u>78</u>
<u>Figure 14</u>	<u>79</u>
<u>Figure 15</u>	<u>80</u>
<u>Figure 16 [Rising Waveform] and [Falling Waveform] Fixtures</u>	<u>84</u>
<u>Figure 17 [External Reference] Used Only for Non-driver Modes</u>	<u>87</u>
<u>Figure 18 [Composite Current] Internal Current Paths</u>	<u>88</u>
<u>Figure 19</u>	<u>97</u>
<u>Figure 20</u>	<u>110</u>
<u>Figure 21</u>	<u>110</u>
<u>Figure 22</u>	<u>111</u>
<u>Figure 23</u>	<u>112</u>
<u>Figure 24</u>	<u>113</u>
<u>Figure 25</u>	<u>120</u>
<u>Figure 26</u>	<u>122</u>
<u>Figure 27</u>	<u>123</u>
<u>Figure 28</u>	<u>124</u>
<u>Figure 29</u>	<u>125</u>
<u>Figure 30</u>	<u>147</u>
<u>Figure 31</u>	<u>152</u>

<u>Figure 32</u>	<u>163</u>
<u>Figure 33</u>	<u>175</u>
<u>Figure 34</u>	<u>176</u>
<u>Figure 35</u>	<u>176</u>
<u>Figure 36</u>	<u>177</u>
<u>Figure 37</u>	<u>178</u>
<u>Figure 38</u>	<u>184</u>
<u>Figure 39</u>	<u>185</u>
<u>Figure 40</u>	<u>257</u>
<u>Figure 41 Repeater Link</u>	<u>260</u>
<u>Figure 42 Transmitter Analog Circuit</u>	<u>272</u>
<u>Figure 43 Receiver Analog Circuit</u>	<u>273</u>
<u>Figure 44 Example Interconnect Model Structure</u>	<u>290</u>
<u>Figure 45</u>	<u>292</u>
<u>Figure 46</u>	<u>293</u>
<u>Figure 47 Aggressor Only Examples</u>	<u>305</u>
<u>Figure 48 A Special Case with Aggressor Only</u>	<u>306</u>
<u>Figure 49 Electrical Connections for Full Buffer Pin Model with Power Routing</u>	<u>312</u>
<u>Figure 50</u>	<u>313</u>
<u>Table 1 Special Rules for Keyword [Model]</u>	<u>46</u>
<u>Table 2 Scheduled Model Initial State</u>	<u>63</u>
<u>Table 3 Example of Setting Isso_pu and Isso_pd Values</u>	<u>75</u>
<u>Table 4 Bus Hold without Off_Delay Initialization</u>	<u>101</u>
<u>Table 5 Bus Hold without Off_Delay Transitions</u>	<u>101</u>
<u>Table 6 Bus Hold with Off_Delay (Requires Either [Pullup] or [Pulldown] Only) Initialization</u>	<u>102</u>
<u>Table 7 Bus Hold with Off_Delay (Requires Either [Pullup] or [Pulldown] Only) Transitions</u>	<u>102</u>
<u>Table 8 Fall Back, Initial State</u>	<u>104</u>
<u>Table 9 Fall Back, Driver Rising Cycle</u>	<u>105</u>
<u>Table 10 Fall Back, Driver Falling Cycle</u>	<u>105</u>
<u>Table 11 Language Extension Keywords</u>	<u>107</u>
<u>Table 12 Port Names in Multi-Lingual Modeling</u>	<u>110</u>
<u>Table 13 Required Port Names for Single-ended Model_type Assignments</u>	<u>128</u>
<u>Table 14 Required Port Names for Differential Model_type Assignments</u>	<u>128</u>
<u>Table 15 Package Modeling Keywords</u>	<u>156</u>
<u>Table 16 Voltage Ranges</u>	<u>182</u>
<u>Table 17 Allowable Data Types for Format Values</u>	<u>221</u>
<u>Table 18 General Rules and Allowable Usage for General Reserved Parameters</u>	<u>227</u>
<u>Table 19 Allowable Data Types for General Reserved Parameters</u>	<u>227</u>
<u>Table 20 Allowable Data Formats for General Reserved Parameters</u>	<u>228</u>
<u>Table 21 General Rules and Allowable Usage for Supporting Files Reserved Parameters</u>	<u>231</u>
<u>Table 22 Allowable Data Types for Supporting Files Reserved Parameters</u>	<u>231</u>
<u>Table 23 Allowable Data Formats for Supporting Files Reserved Parameters</u>	<u>232</u>

Table 24	General Rules and Allowable Usage for Jitter and Noise Reserved Parameters	247
Table 25	Allowable Data Types for Jitter and Noise Reserved Parameters	248
Table 26	Allowable Data Formats for Jitter and Noise Reserved Parameters	249
Table 27	General Rules and Allowable Usage for Modulation Reserved Parameters	256
Table 28	Allowable Data Types for Modulation Reserved Parameters	256
Table 29	Allowable Data Formats for Modulation Reserved Parameters	257
Table 30	General Rules and Allowable Usage for Repeater Reserved Parameters	260
Table 31	Allowable Data Types for Repeater Reserved Parameters	260
Table 32	Allowable Data Formats for Repeater Reserved Parameters	260
Table 33	General Rules and Allowable Usage for BCI Reserved Parameters	271
Table 34	Allowable Data Types for BCI Reserved Parameters	271
Table 35	Allowable Data Formats for BCI Reserved Parameters	271
Table 36	General Rules and Allowable Usage for Alternative Analog Modeling Reserved Parameters	277
Table 37	Allowable Data Types for Alternative Analog Modeling Reserved Parameters	277
Table 38	Allowable Data Formats for Alternative Analog Modeling Reserved Parameters	277
Table 39	Reserved Parameters and Supported AMI Versions	279
Table 40	General Rules and Allowable Usage for Reserved Parameters	281
Table 41	Allowable Data Types for Reserved Parameters	282
Table 42	Allowable Data Formats for Reserved Parameters	284
Table 43	Allowable Data Types for Format Values	286
Table 44	Defined Directions for Reserved Parameters	287
Table 45	[Algorithmic Model] Subparameter and [Model] Model Type Interaction	289
Table 46	Interconnect Modeling Keywords and Subparameters	295
Table 47	Allowed Terminal type Associations [†]	308

1 GENERAL INTRODUCTION

This section gives a general overview of the remainder of this document.

Sections 2 and 3 contain general information about the IBIS versions and the general rules and guidelines. Several progressions of IBIS documents are referenced in Section 2 and in the discussion below. They are:

- IBIS Version 1.1 (ratified August 20, 1993)
- IBIS Version 2.1 (ratified as ANSI/EIA-656 ~~in-on~~ December 13, 1995)
- IBIS Version 3.2 (ratified as ANSI/EIA-656-A ~~in-on October~~ August 20, 1999 and renewed on August 17, 2005)
- IBIS Version 4.2 (ratified as ANSI/EIA-656-B on March 1, 2007)
- IBIS Version 5.0 (ratified on August 29, 2008)
- IBIS Version 5.1 (ratified on August 24, 2012)
- IBIS Version 6.0 (ratified on September 20, 2013)
- IBIS Version 6.1 (ratified on September 11, 2015)
- IBIS Version 7.0 (ratified on xxx)

The functionality of IBIS follows in Section ~~3.14 (formerly Section 3A)~~ through Section 12.8. Sections ~~3.23, 23, 23, 23, 1~~ through 6 describe the format of the core functionality of IBIS Version 1.1 and ~~its~~ the extensions in later versions. The data in these sections ~~are arcs~~ contained in .ibs files. Section 7 describes the package model format of IBIS Version 2.1 and a subsequent extension. Package models can be formatted within .ibs files or can be formatted (along with the Section file header keywords) as .pkg files. Section 8 contains the Electrical Board Description (EBD) format ~~of-introduced in~~ IBIS Version 3.2. Along with Section 4 header information, electrical board descriptions must be contained in separate .ebd files.

~~The content in Sections 10.1, 10.110, 110, 110.1, 1.1, and 12.11 was introduced (formerly Sections 6C, 10, and 11, respectively) are new in IBIS Version 5.0 and contains reference and modeling information related to the algorithmic modeling interface (AMI) support, and electromagnetic interference (EMI) parameters. The content in Sections 6.4 and 10.3 (formerly Sections 6D and 10A, respectively) are new whereas introduced in IBIS Version 5.1, to place test loads and data appropriately in the keyword hierarchy and to more fully describe algorithmic models, respectively. Repeater support was added in Section 1.11, 11, 110.8 (formerly 10.5) is added in as part of IBIS Version 6.0, to describe including repeater the keywords, AMI parameters, and data flow associated with repeaters. IBIS Version 6.0 also modifies the organization of the document. The content in Data modulation Section 10.7 (formerly 10.6) was added as Section 10.7 in IBIS Version 6.1, to describe data modulation. Section 10.2.2, 10.2.2.4 is also added was also expanded to sSupport for dependent AMI parameters was added in an expanded Section 10.2.2.~~

~~The content in IBIS 7.0 adds Section 11.11 was added in IBIS 7.0 to describe Interconnect modeling, expanding package descriptions as well as introducing support for on-die interconnect descriptions. Sections 10.9 and 10.10 were added to support Hlink training (i.e., backchannel) communications and alternative AMI analog buffer modeling support was added in Sections 10.9, 10.9 and 10.10, 10.10, respectively, respectively. Additionally, more rigorous file naming rules were defined in a new Section 3.13.1 as part of IBIS 7.0.~~

Section 9 contains some notes regarding the extraction conditions and data requirements for IBIS. This section focuses on implementation conditions based on measurement or simulation for gathering the IBIS compliant data.

2 STATEMENT OF INTENT

In order to enable an industry standard method to electronically transport ~~IBIS~~-modeling data between semiconductor vendors, electronic design automation (EDA) tool vendors, and end customers, ~~this template is propose~~ IBIS syntax was developed. The intention ~~of this template~~ is to specify a consistent format that can be parsed by software, allowing EDA tool vendors to derive models compatible with their own products.

One goal of ~~this templatee format~~ is to represent the current state of ~~IBIS-model~~ data, while allowing a growth path to more complex models/methods (when deemed appropriate). This would be accomplished by a revision of the ~~base-template format~~, ~~and possibly with~~ the addition of new keywords or categories.

Another goal of ~~this templatee format~~ is to ensure that it is simple enough for semiconductor vendors and customers to use and modify, while ensuring that it is rigid enough for EDA tool vendors to write reliable parsers.

Finally, this ~~templateformat~~ is meant to contain a complete description of the I/O elements on an entire component. Consequently, several models will need to be defined in each file, as well as a table that equates the appropriate buffer to the correct pin and signal name.

Version ~~6+~~7.0 of this electronic ~~template-format~~ was finalized by an industry-wide group of experts representing various companies and interests. Regular "IBIS Open Forum" meetings were held to accomplish this task.

Changes to the specification are proposed and approved through Buffer Issue Resolution Documents (BIRDs). All submitted BIRDs may be viewed through the IBIS Open Forum website, <http://www.edaibis.org/ibis/>.

Commitment to Backward Compatibility. Version 1.0 was the first valid IBIS ASCII file format. It represents the minimum amount of I/O buffer information required to create an accurate IBIS model of common CMOS and bipolar I/O structures. Future revisions of the ASCII file added items considered to be "enhancements" to Version 1.0 to allow accurate modeling of new, or other I/O buffer structures. Consequently, all future revisions are considered supersets of Version 1.0, allowing backward compatibility. In addition, as EDA tools develop support for revisions of the IBIS ASCII ~~formattemplate~~, all previous revisions of the ~~template-format~~ must also be supported.

Version 1.1. Version 1.1, (published as "ver1_1.ibs") is conceptually the same as the 1.0 version of the IBIS ASCII format (published as "ver1_0.ibs"). However, various comments have been added for further clarification.

Version 2.0. Version 2.0 maintains backward compatibility with Versions 1.0 and 1.1. All new keywords and elements added in Version 2.0 are optional. A complete list of changes to the specification is in the IBIS Version 2.0 Release Notes document ("ver2_0.rn.txt"). Some changes are also documented in 14 BIRDs:

BIRD2.2	Requiring VIH VIL thresholds for input devices
BIRD3	Multiple power supplies and references
BIRD4	ECL Extensions
BIRD5.4	Pin Mapping for Ground Bounce Simulation
BIRD6.2	Differential Pin Specification

Formatted: Default Paragraph Font

Formatted: Default Paragraph Font

- BIRD7.2 Open Specification Completion
- BIRD8.2 Specification of V/I data monotonicity
- BIRD9.3 Terminator Specification
- BIRD10.2 Describing coupling effects in package models
- BIRD11.2 Improving common error detection in IBIS_CHK program.
- BIRD12.2 Non-Linear Driver Waveforms
- BIRD13.2 Clarify Some Conditions of Measurements
- BIRD14.3 Adding four new sub-parameters to [Model]
- BIRD15 Clarification on the usage of the V/I tables.

Version 2.1. Version 2.0 contains clarification text changes, corrections, and two additional waveform parameters beyond Version 2.0 documented in 9 BIRDS:

- BIRD18.2 [Diff Pin] Parameter Order
- BIRD19.1 V_fixture Subparameter Min/Max Additions
- BIRD20.1 Error correction regarding monotonicity statement in V2.1 IBIS Specification
- BIRD21 Waveform Table Minimum Number of Entries
- BIRD23 Waveform Table Minimum Number of Numerical Entries
- BIRD24.1 C_comp, ramp rates and waveform tables
- BIRD25.3 Data Derivation Expansion
- BIRD26 General syntax rules and guidelines on TAB character usage
- BIRD29.2 Banded_matrix Extension

Version 3.0. Version 3.0 adds a number of new keywords and functionality. Some changes are documented in 10 BIRDS:

- BIRD28.3 Enhancement To The Package Model (.pak file) Specification
- BIRD30.2 Programmable buffers in IBIS models
- BIRD34.2 Stored Charge Effects
- BIRD35.3 Multi-staged Outputs
- BIRD36.3 Electric Descriptions of Boards
- BIRD37.3 Enhancement To The Package Model (.pkg file) Specification
- BIRD39 Specification Enhancement
- BIRD40 Overshoot Nomenclature
- BIRD41.8 Modelling Series Switchable Devices
- BIRD43 Component Test Point Subparameters

Version 3.1. Version 3.1 contains a major reformatting of the document and a simplification of the wording. It also contains some new technical enhancements that were unresolved when Version 3.0 was approved. Some changes are documented in 2 BIRDS:

- BIRD47 Remove pin name as a sub-param of the [Pin List] keyword
- BIRD52 [Driver Schedule] Clarifications

Version 3.2. Version 3.2 adds more technical advances and also a number of editorial changes in responses to public letter ballot comments and documented in 13 BIRDS:

- BIRD46.1 Relaxation of some IBIS model file name restrictions

BIRD48.4 Add Submodel
BIRD49.4 Add Submodel Dynamic Clamps
BIRD50.3 Add Submodel Bus Hold
BIRD51 3-state_ECL
BIRD53.1 IBIS File Character Set
BIRD54 Package Model Corrections
BIRD55 [Model Spec] Vmeas Addition
BIRD56.1 Relaxation of [Series Pin Mapping] Restriction
BIRD57.1 Timed Bus Hold Extension
BIRD58.3 Driver Schedule Keyword Clarification
BIRD59.2 Model Spec Diagrams
BIRD60 Electrical Board Description Diagrams

Version 4.0. Version 4.0 adds more technical advances and a few editorial changes documented in 11 BIRDS:

BIRD62.6 Enhanced Specification of Receiver Thresholds
BIRD64.4 Alternate Package Models
BIRD65.2 C_comp Refinements
BIRD66 [Model Spec] Vref Addition
BIRD67.1 Increase V-T Table 100 Point Limit
BIRD68.1 Clarify that Rising and Falling Waveforms Should be Correlated
BIRD70.5 Golden Waveforms
BIRD71 Timing Test Loads in [Model Spec] to Support PCI & PCI-X
BIRD72.3 Accommodating PMOS and NMOS//PMOS Series FET Models
BIRD73.4 Fall Back Submodel
BIRD76.1 Additional Information Related to C_comp Refinements

Version 4.1. Version 4.1 adds more technical advances and a few editorial changes documented in 10 BIRDS:

BIRD75.8 Multi-Lingual Model Support
BIRD77.2 Differential Subparameter Additions
BIRD78.1 Comment Line Length Limit
BIRD80.1 Add External Reference Column to Pin Mapping Keyword
BIRD81.1 Clarify Usage Rule for [Pin] I/O Model Assignment
BIRD82.2 Clarification of Clamp Table Use
BIRD83.2 Series Element Clarifications
BIRD84.1 Driver Schedule Clarifications
BIRD85.3 Slew Time Estimate Clarifications
BIRD86.1 Clarification of Submodel Mode

Version 4.2. Version 4.2 adds more technical advances and some editorial changes documented in 13 BIRDS:

BIRD87 Series Pin Mapping Clarifications
BIRD88.3 Driver Schedule Initialization
BIRD89.1 Keyword Hierarchy Tree

BIRD90.2 Multiple A_to_D Subparameters Clarification
 BIRD91.3 Multi-lingual Logic States Clarification
 BIRD92.1 Multiple Terminator and Series Elements under [Model]
 BIRD93.1 Model and Signal Name Limit Extension
 BIRD94.2 Clarifications on [Diff Pin] Parameters
 BIRD96 [Model Spec] and [Receiver Thresholds] Ordering
 BIRD99.1 AMS Language Versions
 BIRD100.2 Allow Pure Analog *-AMS Models
 BIRD101 Section 6b, Figure 12 Example Note
 BIRD102 File Name Limit Extension

Version 5.0. Version 5.0 adds more technical advances and some editorial changes documented in 10 BIRDs:

BIRD74.6 EMI Parameters
 BIRD95.6 Power Integrity Using IBIS
 BIRD98.3 Gate Modulation Effect (Table Format)
 BIRD103.1 [Model Spec] DDR2 Overshoot/Undershoot Parameters
 BIRD104.1 Algorithmic Modeling API (AMI) Support in IBIS
 BIRD106 Clarification on Signal_pin Parameters
 BIRD107.2 Update to Algorithmic Modeling API (AMI) Support in IBIS
 BIRD108.1 Fixing Algorithmic Modeling API Impulse_matrix Nomenclature
 BIRD109.1 S_overshoot_high/S_overshoot_low Clarification
 BIRD110 Algorithmic Modeling Interface Section Title

Version 5.1. Version 5.1 uses a new document format and adds more technical advances and some editorial changes documented in 25 BIRDs:

BIRD111.3 Extended Usage of External Series Components in EBDs
 BIRD112 IBIS-AMI clock_times Clarification
 BIRD113.3 Weak Pull-up and Weak Pull-down Resistance and Voltage
 BIRD114.3 IBIS-AMI Definition Clarifications
 BIRD115 Clarifying Min/Typ/Max in IBIS-AMI
 BIRD120.1 IBIS-AMI Flow Correction
 BIRD126 IBIS-AMI New Reserved Parameter AMI_Version
 BIRD127.4 IBIS-AMI Typographical Corrections
 BIRD130 Crosstalk Clarification With Respect to AMI
 BIRD132 Clarification of the Table Format for IBIS_AMI
 BIRD133.1 Model Corner C_comp
 BIRD134 AMI Function Return Value Clarification
 BIRD135.1 Add Boolean to BNF for IBIS-AMI
 BIRD136 Defining Relationships between Type and Format
 BIRD137.2 AMI_parameters_in, AMI_parameters_out, msg Clarifications
 BIRD138 IBIS-AMI Section 6c Tables Update
 BIRD139.2 Reserved_Parameters Order
 BIRD140.2 Format Corner and Range Clarification for IBIS-AMI
 BIRD141 [Composite Current] Clarifications

- BIRD142 Clarification of [Test Data] and [Test Load] scoping
- BIRD143.1 Correcting the rules for AMI_Close
- BIRD146 Clarify sample_interval for IBIS-AMI
- BIRD148 Allowable Model_types with IBIS-AMI
- BIRD149.1 Usage Out Syntax Correction
- BIRD151 IBIS-AMI Modified Reserved Parameters for Jitter/Noise

Version 6.0. Version 6.0 adds more technical advances and some editorial changes documented in 7 BIRDS:

- BIRD121.2 IBIS-AMI New Reserved Parameters for Data Management
- BIRD123.5 IBIS-AMI New Reserved Parameters for Jitter/Noise
- BIRD152 Analog Model Boundary Definition
- BIRD154.1 Using IBIS-AMI Leaf List_Tip in List Parameters
- BIRD156.3 IBIS-AMI Extension for Mid-channel Redrivers and Retimers
- BIRD160.1 Analog Buffer Modeling Improvements
- BIRD162.1 Change to Usage “Info, Out” for AMI Jitter and Noise Parameters

Version 6.1. Version 6.1 adds more technical advances and some editorial changes documented in 13 BIRDS:

- BIRD155.2 New AMI API to Resolve Dependent Model Parameter
- BIRD167.1 Table Corrections for Tx Jitter Parameters and Ignore_Bits
- BIRD168.1 Handling of Overclocking Caused by Delay in Waveform Tables
- BIRD169.1 DLL Dependency Checking
- BIRD170 Delete Extra Paragraph for Ports under [External Circuit]
- BIRD171.3 Clarify that Empty Root Name is Not Permitted in AMI Files
- BIRD172.2 Extend Multilingual Parameter and Converter Parameter Rules
- BIRD173.3 Package RLC Matrix Diagonals
- BIRD174.1 Quote Character Clarifications
- BIRD175.3 Extending IBIS-AMI for PAM4 Analysis
- BIRD176 Power Pin Package Modeling
- BIRD177 [Initial Delay] keyword for Submodels and Driver Schedules
- BIRD178.3 Specifying Buffer Directionality for AMI

Version 7.0. Version 7.0 adds more technical advances and some editorial changes documented in 176 BIRDS:

- BIRD147.6 Back-channel Support
- BIRD165.1 Table Corrections for Tx Jitter Parameters and Ignore_BitsParameter Passing Improvements for [External Circuits]
- BIRD179 Handling of Overclocking Caused by Delay in Waveform TablesNew IBIS-AMI Reserved Parameter Special Param Names
- BIRD180 Require Unique Pin Names in [Pin]
- BIRD182 Delete Extra Paragraph for Ports under [External Circuit]POWER and GND [Pin] signal_name as [Pin Mapping] bus_label
- BIRD183 Clarify that Empty Root Name is Not Permitted in AMI Files[Model Data] Matrix Subparameter Terminology Correction

BIRD184.2 Model_name and Signal_name Restriction for POWER and GND Pins~~Extend~~
Multilingual Parameter and Converter Parameter Rules

Formatted: Default Paragraph Font

BIRD185.2 Package RLC Matrix DiagonalsSection 3 Reserved Word Guideline Update

BIRD186.4 File Naming Rules

BIRD187.3 Extending IBIS AMI for PAM4 AnalysisFormat and Usage Out Clarifications

BIRD188.1 Power Pin Package ModelingExpanded Rx Noise Support for AMI

BIRD189.7 {Initial Delay} keyword for Submodels and Driver SchedulesInterconnect Modeling
Using IBIS-ISS and Touchstone

BIRD191.2 Specifying Buffer Directionality for AMIClarifying Locations for Si_location and
Timing_location

Formatted: Not Highlight

BIRD192.1 Clarification of List Default Rules

BIRD193 Figure 29 corrections

BIRD194 Revised AMI Ts4file Analog Buffer Models

BIRD196.1 Prohibit Periods at the Ends of File Names

3 GENERAL SYNTAX RULES AND GUIDELINES

Unless noted otherwise, this subsection contains general syntax rules and guidelines for ASCII IBIS file formats types defined in this document. They are currently .ibs (Sections 4.4, 5.6 and 12), .pkg (Section 7.7), .ebd (Section 8.8), and .ims (Section 11.2), files and where applicable, .am (Section 10.3) (Sections 10.3 through 10.11) and parameter passing files (Section 6.3.3), files. This section contains general syntax rules and guidelines for ASCII .ibs files:

1. The content of the files is case sensitive, except for reserved words and keywords.
2. The following words are reserved words and must not be used for any other purposes in the document for the purposes described below or where their usage is explicitly documented elsewhere:

POWER reserved model name, used with power supply pins
 GND reserved model name, used with ground pins
 NC reserved model name, used with no connect pins
 NA used where data not available,
 CIRCUITCALL used for circuit call references in Section 6.3

These words can be used elsewhere in a case sensitive manner when they comply with other rules. For example, these rules can be used as pin names (except for CIRCUITCALL, which exceeds the maximum number of characters allowed under pin name the first column of the [Pin] keyword) and signal names under the [Pin] keyword (described later in Section 5):

3. To facilitate portability between operating systems, file names used in a .ibs file must only have lower case characters. File names shall have a basename stem of no more than forty six (4060) characters followed by a period (“.”), followed by a file name extension of no more than three characters. The file name and extension must shall use characters from the set (space, “ ”, 0x20 is not included):

a b c d e f g h i j k l m n o p q r s t u v w x y z
 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
 0 1 2 3 4 5 6 7 8 9 _ ^ \$ % & ' () (@ ' `

The character sequence “./” is not permitted in any reference to an IBIS file or to any other file format, effectively restricting the naming of files to those in the same directory as the referring file or a subdirectory of that directory. Absolute paths, those beginning with a root name or root directory, are not permitted in any reference to any file.

The file name and extension are recommended to be lower case on systems that support such names.

4. Except for .ami files, a line of the file may shall have at most 12024 characters, followed by a line termination sequence. The line termination sequence must shall be one of the following two sequences: a linefeed character or a carriage return followed by linefeed character.
5. Anything following the comment character is ignored and considered a comment on that line. The default “[” (pipe) character can be changed by the keyword [Comment Char] to any other character. The [Comment Char] keyword can be used anywhere in the file as desired.
6. Keywords must be enclosed in square brackets, “[”], and must start in column 1 of the line. No space or tab is allowed immediately after the opening bracket “[” or immediately before the

Formatted: Font: Not Italic
Formatted: Font: Not Italic
Formatted: Font: Not Italic
Formatted: Font: Not Italic, Font color: Auto
Formatted: Font: Not Italic
Formatted: Font: Not Italic, Font color: Auto
Formatted: Font: Not Italic
Formatted: Font: Not Italic, Font color: Auto
Formatted: Font: Not Italic, Font color: Auto
Formatted: Font: Not Italic, Font color: Auto
Formatted: Font: Not Italic
Formatted: Font: Not Italic, Font color: Auto
Formatted: Font: Not Italic, Font color: Auto
Formatted: Font: Not Italic
Formatted: Font: Not Italic
Formatted: Font: Not Italic, Font color: Auto
Formatted: Font: Not Italic, Font color: Auto
Formatted: Font: Not Italic
Formatted: Font: Not Italic
Formatted: Font: Not Italic, Font color: Auto
Formatted: Font: Not Italic, Font color: Auto
Formatted: Font: Not Italic
Formatted: Font: Not Italic, Font color: Auto
Formatted: Font: Not Italic, Font color: Auto
Formatted: Font: Not Italic
Formatted: Font: Not Italic, Font color: Auto
Formatted: Font: Not Italic, Font color: Auto
Formatted: Font: Not Italic
Formatted: Indent: Left: 0.25"
Formatted: Font: (Default) Courier New
Formatted: List Number, Indent: Left: 0.25"
Formatted: Font color: Red
Formatted: List Number, Indent: Left: 0.25", Space After: 0 pt

closing bracket “]”. If used, only one space (“ ”) or underscore (“_”) character separates the parts of a multi-word keyword.

7. Underscores and spaces are equivalent in keywords. Spaces are not allowed in subparameter names.

8. Valid scaling factors are:

T = tera k = kilo n = nano
 G = giga m = milli p = pico
 M = mega u = micro f = femto

When no scaling factors are specified, the appropriate base units are assumed. (These are volts, amperes, ohms, farads, henries, and seconds.) The parser looks at only one alphabetic character after a numerical entry, therefore it is enough to use only the prefixes to scale the parameters. However, for clarity, it is allowed to use full abbreviations for the units, (e.g., pF, nH, mA, mOhm). In addition, scientific notation IS allowed (e.g., 1.2345e-12).

9. The I-V data tables should use enough data points around sharply curved areas of the I-V curves to describe the curvature accurately. In linear regions there is no need to define unnecessary data points.

10. The use of tab characters is legal, but they should be avoided as much as possible. This is to eliminate possible complications that might arise in situations when tab characters are automatically converted to multiple spaces by text editing, file transferring and similar software. In cases like that, lines might become longer than 12024 characters, which is illegal in .ibs files (except for .ami files).

11. Currents are considered positive when their direction is into the component.

12. All temperatures are represented in degrees Celsius.

13. Important supplemental information is contained in Section 9, “NOTES ON DATA DERIVATION METHOD”, concerning how data values are derived.

14. Only ASCII characters, as defined in ANSI Standard X3.4-1986, may shall be used in IBIS file types. This includes files with file extensions .ibs, .pkg, .ebd, .ami and any other files used for passing parameter values. The use of characters with codes greater than hexadecimal 07E is not allowed. Also, ASCII control characters (those numerically less than hexadecimal 20) are not allowed, except for tabs or in a line termination sequence. As mentioned in item 10 above, the use of tab characters is discouraged.

3.1 3.4 FILE NAMING DEFINITIONS

The following terms and definitions related to file naming and file referencing for all file formats are defined here and for non-ASCII executable model files defined in the IBIS AMI sections:

- Formatted: Font color: Auto
- Formatted: Strikethrough
- Formatted: Body Text
- Formatted: Font color: Auto

- **file name:** The name of a file without its location.
- **stem:** The portion of a file name before the last dot period, or the full file name if no dot period.
- **extension:** The portion of a file name after the last dot period, if any.
- **directory:** A special file that contains a list of files. Directories may include other directories, forming the basis for a hierarchical filesystem.
- **path:** A sequence of root directory (optional), directory elements and file name that identify the location of a file. A path may be absolute or relative.
- **absolute path:** A path that unambiguously identifies the location of a file without reference to an additional starting location.
- **relative path:** A path that is not absolute, and so only unambiguously identifies the location of a file when resolved relative to an implied starting location.
- **root name:** For operating systems supporting multiple filesystem roots, a name to identify the filesystem.
- **root directory:** A standard designation for the root of a filesystem.
- **file reference:** In this document, a reference to a file is expressed as either a simple file name or a relative path, which includes a simple file name.

Figure 1 shows an example of a file path with its parts delineated.

- Formatted: No bullets or numbering
- Formatted: Body Text




Figure 1 - Example of File Naming Definitions - Example of File Naming Definitions

- Formatted: Figure caption

8. Valid scaling factors are:

T = tera	k = kilo	n = nano
G = giga	m = milli	p = pico
M = mega	u = micro	f = femto

When no scaling factors are specified, the appropriate base units are assumed. (These are volts, amperes, ohms, farads, henries, and seconds.) The parser looks at only one alphabetic character after a numerical entry. Therefore, it is enough to use only the prefixes to scale the parameters. However, for clarity, it is allowed to use using full abbreviations for the units, (e.g., pF, nH, mA, mOhm) is allowed. In addition, scientific notation IS allowed (e.g., 1.2345e-12).

9. The I-V data tables should use enough data points around sharply curved areas of the I-V curves to describe the curvature accurately. In linear regions there is no need to define unnecessary data points.
10. The use of tab characters is legal, but should be avoided as much as possible. This is to eliminate possible complications that might arise in situations when tab characters are automatically converted to multiple spaces by text editing, file transferring and similar software. In cases like that, lines might become longer than 1024 characters, which is illegal in .ibs files IBIS file formats (except for .ami files).
11. Currents are considered positive when their direction is into the component.
12. All temperatures are represented in degrees Celsius.
13. Important supplemental information is contained in Section 9, "NOTES ON DATA DERIVATION METHOD", concerning how data values are derived.
14. Only ASCII characters, as defined in ANSI Standard X3.4-1986, shall be used in IBIS file typeformats. This includes files with file extensions .ibs, .pkg, .ebd, .ami and any other files used for passing parameter values. The use of characters with codes greater than hexadecimal 0x7E is not allowed. Also, ASCII control characters (those numerically less than hexadecimal 0x20) are not allowed, except for tabs or in a line termination sequence. As mentioned in item 0 above above, the use of tab characters is discouraged.

3.4.3.3 KEYWORD HIERARCHY.ibs FILE

—	File Header Section	
—	[IBIS Ver]	
—	[Comment Char]	
—	[File Name]	
—	[File Rev]	
—	[Date]	
—	[Source]	
—	[Notes]	
—	[Disclaimer]	
—	[Copyright]	
—		
—	[Component]	Si location, Timing location
—	[Manufacturer]	
—	[Package]	R pkg, L pkg, C pkg
—	[Pin]	signal name, model name, R pin, L pin, C pin
—	[Package Model]	
—	[Alternate Package Models]	
—	[End Alternate Package Models]	
—		
—	[Interconnect Model Group]	
—	[End Interconnect Model Group]	
—		
—	[Pin Mapping]	pulldown_ref, pullup_ref, gnd clamp ref, power clamp ref, ext ref
—	[Bus Label]	
—	[Die Supply Pads]	
—	[Diff Pin]	inv pin, vdiff, tdelay typ, tdelay min, tdelay max
—	[Repeater Pin]	tx_non_inv_pin
—	[Series Pin Mapping]	pin 2, model name, function table group
—	[Series Switch Groups]	On, Off
—		
—	[Node Declarations]	
—	[End Node Declarations]	
—		
—	[Circuit Call]	Signal pin, Diff signal_pins, Series pins, Port map, Converter Parameters, Parameters

—	[End Circuit Call]	
—	[Begin EMI Component]	Domain, Cpd, C Heatsink_gnd,
—		C_Heatsink_float
—	[Pin EMI]	domain_name, clock_div
—	[Pin Domain EMI]	percentage
—	[End EMI Component]	
—	[Model Selector]	
—	[Model]	Model_type, Polarity, Enable,
—		Vinl, Vinh, C_comp, C_comp_pullup,
—		C_comp_pulldown,
—		C_comp_power_clamp,
—		C_comp_gnd_clamp
—		Vmeas, Cref, Rref, Vref
—		Rref_diff, Cref_diff
—	[Model Spec]	Vinh, Vinl, Vinh+, Vinh-, Vinl+,
—		Vinl-, S_overshoot_high,
—		S_overshoot_low, D_overshoot_high,
—		D_overshoot_low, D_overshoot_time,
—		D_overshoot_area_h,
—		D_overshoot_area_l,
—		D_overshoot_ampl_h,
—		D_overshoot_ampl_l,
—		Pulse_high, Pulse_low, Pulse_time,
—		Vmeas, Cref, Rref, Vref, Cref_rising,
—		Cref_falling, Rref_rising,
—		Rref_falling, Vref_rising,
—		Vref_falling, Vmeas_rising,
—		Vmeas_falling,
—		Rref_diff, Cref_diff,
—		Weak_R, Weak_I, Weak_V
—	[Receiver Thresholds]	Vth, Vth_min, Vth_max, Vinh_ac,
—		Vinh_dc, Vinl_ac, Vinl_dc,
—		Threshold_sensitivity,
—		Reference_supply, Vcross_low,
—		Vcross_high, Vdiff_ac, Vdiff_dc,
—		Tslew_ac, Tdiffslew_ac
—	[Add Submodel]	
—	[Driver Schedule]	
—	[Temperature Range]	
—	[Voltage Range]	
—	[Pullup Reference]	
—	[Pulldown Reference]	

[POWER Clamp Reference]	
[GND Clamp Reference]	
[External Reference]	
[C Comp Corner]	C_comp, C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, C_comp_gnd_clamp
[TTgnd]	
[TTpower]	
[Pulldown]	
[Pullup]	
[GND Clamp]	
[POWER Clamp]	
[ISSO PU]	
[ISSO PD]	
[Rgnd]	
[Rpower]	
[Rac]	
[Cac]	
[On]	
[Off]	
[R Series]	
[L Series]	
[RI Series]	
[C Series]	
[Lc Series]	
[Rc Series]	
[Series Current]	
[Series MOSFET]	Vds
[Ramp]	dV/dt_r, dV/dt_f, R_load
[Rising Waveform]	R_fixture, V_fixture, V_fixture_min, V_fixture_max, C_fixture, L_fixture, R_dut, L_dut, C_dut
[Composite Current]	
[Falling Waveform]	R_fixture, V_fixture, V_fixture_min, V_fixture_max, C_fixture, L_fixture, R_dut, L_dut, C_dut
[Composite Current]	
[Initial Delay]	V-T, I-T
[External Model]	Language, Corner, Parameters,

		Converter Parameters, Ports, D to A, A to D
	[End External Model]	
	[Algorithmic Model]	Executable, Executable Rx, Executable Tx
	[End Algorithmic Model]	
	[Begin EMI Model]	Model emi type, Model Domain
	[End EMI Model]	
	[Submodel]	Submodel type
	[Submodel Spec]	V trigger r, V trigger f, Off delay
	[POWER Pulse Table]	
	[GND Pulse Table]	
	[Pulldown]	
	[Pullup]	
	[GND Clamp]	
	[POWER Clamp]	
	[Ramp]	dV/dt r, dV/dt f, R load
	[Rising Waveform]	R fixture, V fixture, V fixture min, V fixture max, C fixture, L fixture, R dut, L dut, C dut
	[Falling Waveform]	R fixture, V fixture, V fixture min, V fixture max, C fixture, L fixture, R dut, L dut, C dut
	[Initial Delay]	V-T, I-T
	[External Circuit]	Language, Corner, Parameters, Converter Parameters, Ports, D to A, A to D
	[End External Circuit]	
	[Test Data]	Test_data_type, Driver_model, Driver_model inv, Test load
	[Rising Waveform Near]	
	[Falling Waveform Near]	
	[Rising Waveform Far]	
	[Falling Waveform Far]	
	[Diff Rising Waveform Near]	
	[Diff Falling Waveform Near]	
	[Diff Rising Waveform Far]	
	[Diff Falling Waveform Far]	

```

[Test Load]
Test load type, C1 near, Rs near,
Ls near, C2 near, Rp1 near,
Rp2 near, Td, Zo, Rp1 far,
Rp2 far, C2 far, Ls far, Rs far,
C1 far, V term1, V term2,
Receiver model,
Receiver model inv, R_diff_near,
R_diff far

[Define Package Model]
[Manufacturer]
[OEM]
[Description]
[Number Of Sections]
[Number Of Pins]
[Pin Numbers] Len, L, R, C, Fork, Endfork
[Merged Pins]
[Model Data]
[Resistance Matrix]
[Bandwidth]
[Row]
[Inductance Matrix]
[Bandwidth]
[Row]
[Capacitance Matrix]
[Bandwidth]
[Row]
[End Model Data]
[End Package Model]

[Interconnect Model Set]
[Manufacturer]
[Description]
[Interconnect Model] Param, File TS, File IBIS-ISS,
Unused port termination,
Number of terminals
[End Interconnect Model]
[End Interconnect Model Set]

[End]

```

.pkg FILE

```
File Header Section
  [IBIS Ver]
  [Comment Char]
  [File Name]
  [File Rev]
  [Date]
  [Source]
  [Notes]
  [Disclaimer]
  [Copyright]

[Define Package Model]
  [Manufacturer]
  [OEM]
  [Description]
  [Number Of Sections]
  [Number Of Pins]
  [Pin Numbers] Len. L, R, C, Fork, Endfork
  [Merged Pins]
  [Model Data]
    [Resistance Matrix]
      [Bandwidth]
      [Row]
    [Inductance Matrix]
      [Bandwidth]
      [Row]
    [Capacitance Matrix]
      [Bandwidth]
      [Row]
    [End Model Data]
  [End Package Model]

[End]
```

.ebd FILE

```
File Header Section
  [IBIS Ver]
  [Comment Char]
```



```

|
|   [File Name]
|   [File Rev]
|   [Date]
|   [Source]
|   [Notes]
|   [Disclaimer]
|   [Copyright]
|
|   [Begin Board Description]
|   [Manufacturer]
|   [Number of Pins]
|   [Pin List]                signal_name
|   [Path Description]       Len, L, R, C, Fork, Endfork, Pin,
|                           Node
|   [Reference Designator Map]
|   [End Board Description]
|
| [End]

```

.ims FILE

```

|   File Header Section
|   [IBIS Ver]
|   [Comment Char]
|   [File Name]
|   [File Rev]
|   [Date]
|   [Source]
|   [Notes]
|   [Disclaimer]
|   [Copyright]
|
|   [Interconnect Model Set]
|   [Manufacturer]
|   [Description]
|   [Interconnect Model]     Param, File TS, File IBIS-ISS,
|                           Unused_port_termination,
|                           Number of terminals
|   [End Interconnect Model]
|
|   [End Interconnect Model Set]
|
| [End]

```


.ibs FILE

[File Header Section]	
[IBIS Ver]	
[Comment Char]	
[File Name]	
[File Rev]	
[Date]	
[Source]	
[Notes]	
[Disclaimer]	
[Copyright]	
[Component]	Si_location, Timing_location
[Manufacturer]	
[Package]	R_pkg, L_pkg, C_pkg
[Pin]	signal_name, model_name, R_pin, L_pin, C_pin
[Package Model]	
[Alternate Package Models]	
[End Alternate Package Models]	
[Pin Mapping]	pulldown_ref, pullup_ref, gnd_clamp_ref, power_clamp_ref, ext_ref
[Diff Pin]	inv_pin, vdiff, tdelay_typ, tdelay_min, tdelay_max
[Repeater Pin]	tx_non_inv_pin
[Series Pin Mapping]	pin_2, model_name, function_table_group
[Series Switch Groups]	On, Off
[Node Declarations]	
[End Node Declarations]	
[Circuit Call]	Signal_pin, Diff_signal_pins, Series_pins, Port_map
[End Circuit Call]	
[Begin EMI Component]	Domain, Cpd, C_Heatsink_gnd, C_Heatsink_float
[Pin EMI]	domain_name, clock_div
[Pin Domain EMI]	percentage
[End EMI Component]	
[Model Selector]	
[Model]	Model_type, Polarity, Enable,


	Vinl, Vinh, C_comp, C_comp_pullup,
	C_comp_pulldown,
	C_comp_power_clamp,
	C_comp_gnd_clamp
	Vmeas, Cref, Rref, Vref
	Rref_diff, Cref_diff
[Model Spec]	Vinh, Vinl, Vinh+, Vinh-, Vinl+,
	Vinl-, S_overshoot_high,
	S_overshoot_low, D_overshoot_high,
	D_overshoot_low, D_overshoot_time,
	D_overshoot_area_h,
	D_overshoot_area_l,
	D_overshoot_ampl_h,
	D_overshoot_ampl_l,
	Pulse_high, Pulse_low, Pulse_time,
	Vmeas, Cref, Rref, Vref, Cref_rising,
	Cref_falling, Rref_rising,
	Rref_falling, Vref_rising,
	Vref_falling, Vmeas_rising,
	Vmeas_falling,
	Rref_diff, Cref_diff,
	Weak_R, Weak_I, Weak_V
[Receiver Thresholds]	Vth, Vth_min, Vth_max, Vinh_ac,
	Vinh_dc, Vinl_ac, Vinl_dc,
	Threshold_sensitivity,
	Reference_supply, Veross_low,
	Veross_high, Vdiff_ac, Vdiff_dc,
	Tslew_ac, Tdiffslew_ac
[Add Submodel]	
[Driver Schedule]	
[Temperature Range]	
[Voltage Range]	
[Pullup Reference]	
[Pulldown Reference]	
[POWER Clamp Reference]	
[GND Clamp Reference]	
[External Reference]	
[C Comp Corner]	C_comp, C_comp_pullup,
	C_comp_pulldown,
	C_comp_power_clamp,
	C_comp_gnd_clamp
[TTgnd]	
[TTpower]	
[Pulldown]	
[Pullup]	


[GND Clamp]	
[POWER Clamp]	
[ISSO PU]	
[ISSO PD]	
[Rgnd]	
[Rpower]	
[Rac]	
[Cac]	
[On]	
[Off]	
[R Series]	
[L Series]	
[RI Series]	
[C Series]	
[Le Series]	
[Re Series]	
[Series Current]	
[Series MOSFET]	Vds
[Ramp]	dV/dt_r, dV/dt_f, R_load
[Rising Waveform]	R_fixture, V_fixture, V_fixture_min, V_fixture_max, C_fixture, L_fixture, R_dut, L_dut, C_dut
[Composite Current]	
[Falling Waveform]	R_fixture, V_fixture, V_fixture_min, V_fixture_max, C_fixture, L_fixture, R_dut, L_dut, C_dut
[Composite Current]	
[Initial Delay]	V T, I T
[External Model]	Language, Corner, Parameters, Converter_Parameters, Ports, D_to_A, A_to_D
[End External Model]	
[Algorithmic Model]	Executable, Executable_Rx, Executable_Tx
[End Algorithmic Model]	
[Begin EMI Model]	Model_emi_type, Model_Domain
[End EMI Model]	

<u>[Submodel]</u>	Submodel_type
[Submodel Spec]	V_trigger_r, V_trigger_f, Off_delay
[POWER Pulse Table]	
[GND Pulse Table]	
[Pulldown]	
[Pullup]	
[GND Clamp]	
[POWER Clamp]	
[Ramp]	dV/dt_r, dV/dt_f, R_load
[Rising Waveform]	R_fixture, V_fixture, V_fixture_min, V_fixture_max, C_fixture, L_fixture, R_dut, L_dut, C_dut
[Falling Waveform]	R_fixture, V_fixture, V_fixture_min, V_fixture_max, C_fixture, L_fixture, R_dut, L_dut, C_dut
[Initial Delay]	V T, I T
<u>[External Circuit]</u>	Language, Corner, Parameters, Converter_Parameters, Ports, D_to_A, A_to_D
[End External Circuit]	
<u>[Test Data]</u>	Test_data_type, Driver_model, Driver_model_inv, Test_load
[Rising Waveform Near]	
[Falling Waveform Near]	
[Rising Waveform Far]	
[Falling Waveform Far]	
[Diff Rising Waveform Near]	
[Diff Falling Waveform Near]	
[Diff Rising Waveform Far]	
[Diff Falling Waveform Far]	
<u>[Test Load]</u>	Test_load_type, C1_near, Rs_near, Ls_near, C2_near, Rp1_near, Rp2_near, Td, Zo, Rp1_far, Rp2_far, C2_far, Ls_far, Rs_far, C1_far, V_term1, V_term2, Receiver_model, Receiver_model_inv, R_diff_near, R_diff_far
<u>[Define Package Model]</u>	




pkg FILE





.ebd FILE



IBIS Version ~~6~~7.0

[End Board Description]
[End]

4 FILE HEADER AND FILE END INFORMATION

Keyword: [IBIS Ver]

Required: Yes

Description: Specifies the ~~IBIS template~~ version of the .ibs, .pkg, .ims, or .ebd file. This keyword informs electronic parsers of the kinds of data types that are present in the file.

Usage Rules: [IBIS Ver] must be the first keyword in any .ibs file. It is normally on the first line of the file, but can be preceded by comment lines that must begin with a “!”. The value shall be the number of an approved IBIS version: 1.1... 7.0.

Example:

```
[IBIS Ver] 6.7.0 | Used for template variationsThe version of the syntax used
```

Keyword: [Comment Char]

Required: No

Description: Defines a new comment character to replace the default “|” (pipe) character, if desired, ~~for the~~ .ibs, .pkg, .ims, or .ebd file.

Usage Rules: The new comment character to be defined must be followed by the underscore character and the letters “char”. For example: “|_char” redundantly redefines the comment character to be the pipe character. The new comment character is in effect only following the [Comment Char] keyword. The following characters MAY be used:

! " # \$ % & ' () * , : ; < > ? @ \ ^ ` { | } ~

Other Notes: The [Comment Char] keyword can be used anywhere in the file after the [IBIS Ver] keyword, as desired. The keyword may appear multiple times in the file.

Example:

```
[Comment Char] |_char
```

Keyword: [File Name]

Required: Yes

Description: Specifies the file name of the .ibs file containing this keyword.

Usage Rules: The file name must shall conform to the rules in ~~paragraph item 033~~ item 33 of Section 3.2, "GENERAL SYNTAX RULES AND GUIDELINES". In addition, the file name must shall use the extension “-ibs”, “-pkg”, ~~or~~ “-ebd”, or “ims”. The file name must shall be the actual name of the file.

Example:

```
[File Name] ver6_1.ibs
```

Keyword: [File Rev]

Required: Yes

Description: Tracks the revision level of a particular .ibs, .pkg, .ebd, or .ims file.

Usage Rules: Revision level is set at the discretion of the engineer defining the file. The following guidelines are recommended:

- 0.x silicon and file in development
- 1.x pre-silicon file data from silicon model only
- 2.x file correlated to actual silicon measurements
- 3.x mature product, no more changes likely

Example:

[File Rev] 1.0 | Used for .ibs file variations

Keywords: [Date], [Source], [Notes], [Disclaimer], [Copyright]

Required: No

Description: Optionally ~~clarifies~~ provides additional information about the .ibs, .pkg, .ebd, or .ims file.

Usage Rules: The keyword arguments can contain blanks, and be of any format. The [Date] keyword argument is limited to a maximum of 40 characters, and the month should be spelled out for clarity.

Because IBIS model writers may consider the information in these keywords essential to users, and sometimes legally required, design automation tools should make this information available.

Derivative models should include this text verbatim. Any text following the [Copyright] keyword must be included, verbatim, in any derivative models.

Examples:

```
[Date]          September 11, 2015          | The latest file revision date
|
[Source]        Put originator and the source of information here. For
example:
                From silicon level SPICE model at NoName.
                From lab measurement.
                Compiled from manufacturer's data book, etc.
|
[Notes]         Use this section for any special notes related to the file.
|
[Disclaimer]    This information is for modeling purposes only, and is not
                guaranteed.                | May vary by component
|
[Copyright]     Copyright 2015, XYZ Corp., All Rights Reserved
```

Keyword: [End]

Required: Yes

Description: Defines the end of the .ibs, .pkg, .ims, or .ebd file.

Formatted: Keyword Descriptions

IBIS Version ~~6~~7.0

Example:

[End]

5 COMPONENT DESCRIPTION

Keyword: [Component]

Required: Yes

Description: Marks the beginning of the IBIS description of the integrated circuit named after the keyword.

Sub-Params: Si_location, Timing_location

Usage Rules: If the .ibs file contains data for more than one component, each section must begin with a new [Component] keyword. The length of the component name must not exceed 40 characters, and blank characters are allowed.

NOTE: Blank characters are not recommended due to usability issues.

Si_location and Timing_location are optional and specify where the Signal Integrity and Timing measurements are made for the component. Allowed values for either subparameter are “Die” or “Pin”. For pins that connect to a buffer through an [Interconnect Model Set]- keyword, described below, the “Die” selection shall be at the buffer terminal location. The default location is at the “Pin”.

Example:

```
[Component]      7403398 MC452
|
Si_location      Pin      | Optional subparameters to give measurement
Timing_location  Die      | location positions
```

Keyword: [Manufacturer]

Required: Yes

Description: Specifies the name of the component’s manufacturer.

Usage Rules: The length of the manufacturer’s name must not exceed 40 characters (blank characters are allowed, e.g., Texas Instruments). In addition, each manufacturer must use a consistent name in all .ibs files.

Example:

```
[Manufacturer]  NoName Corp.
```

Keyword: [Package]

Required: Yes

Description: Defines a range of values for the default packaging resistance, inductance, and capacitance of the component pins, organized by corner.

Sub-Params: R_pkg, L_pkg, C_pkg

Usage Rules: The typical (typ) column must be specified. If data for the other columns are not available, they must be noted with “NA”.

Other Notes: If RLC parameters are available for individual pins, they can be listed in columns 4-6 under keyword [Pin]. The values listed in the [Pin] description section override the default

Formatted: Font color: Auto

Formatted: Font color: Auto

values defined here. Use the [Package Model] or [\[Interconnect Model Group\]](#) keyword for more complex package descriptions.

If defined, the [Package Model] or [\[Interconnect Model Group\]](#) data overrides the values in the [Package] keyword. Regardless, the data listed under the [Package] keyword must still contain valid data.

Example:

[Package]	typ	min	max
variable			
R_pkg	250.0m	225.0m	275.0m
L_pkg	15.0nH	12.0nH	18.0nH
C_pkg	18.0pF	15.0pF	20.0pF

Keyword: [Pin]

Required: Yes

Description: Associates the component's I/O models to its various external pin names and signal names.

Sub-Params: signal_name, model_name, R_pin, L_pin, C_pin

Usage Rules: ~~All~~ For a full component description, all pins on a component ~~must-shall~~ be specified. The first column ~~must-shall~~ contain the pin name, which shall not be repeated within the same [Pin] keyword for a [Component]. ~~(The pin name entries in the first column are also referred to as pin names elsewhere in this document).~~ The second column, signal_name, gives the data book name for the signal on that pin. The third column, model_name, maps a pin to a specific I/O buffer model or model selector name. Each model_name ~~must-shall~~ have a corresponding model or model selector name listed in a [Model] or [Model Selector] keyword below, unless it is a reserved model name (POWER, GND, ~~CIRCUITCALL~~, or NC).

If a pin has a model name POWER, then all other pins with the same signal name as this pin shall have model name POWER. If a pin has model name GND, then all other pins with the same signal name as this pin shall have model name GND.

The model_name column cannot be used for model or model selector names that reference Series and Series_switch models.

Each line must contain either three or six columns. A pin line with three columns only associates the pin's signal and model. Six columns can be used to override the default package values (specified under [Package]) FOR THAT PIN ONLY. When using six columns, the headers R_pin, L_pin, and C_pin must be listed. If "NA" is in columns 4 through 6, the default packaging values must be used. The headers R_pin, L_pin, and C_pin may be listed in any order.

Column length limits are:

[Pin]	5 characters max
model_name	40 characters max
signal_name	40 characters max
R_pin	9 characters max
L_pin	9 characters max

C_pin 9 characters max

Example:

[Pin]	signal_name	model_name	R_pin	L_pin	C_pin
1	RAS0#	Buffer1	200.0m	5.0nH	2.0pF
2	RAS1#	Buffer2	209.0m	NA	2.5pF
3	EN1#	Input1	NA	6.3nH	NA
4	A0	3-state			
5	D0	I/O1			
6	RD#	Input2	310.0m	3.0nH	2.0pF
7	WR#	Input2			
8	A1	I/O2			
9	D1	I/O2			
10	GND	GND	297.0m	6.7nH	3.4pF
11	RDY#	Input2			
12	GND	GND	270.0m	5.3nH	4.0pF
13	.				
14	.				
15	.				
18	Vcc3	POWER			
19	NC	NC			
20	Vcc5	POWER	226.0m	NA	1.0pF
21	BAD1	Series_switch1		Illegal assignment	
22	BAD2	Series_selector1		Illegal assignment	

Keyword: [Package Model]**Required:** No**Description:** Indicates the name of the package model to be used for the component.

Usage Rules: The package model name is limited to 40 characters. Spaces are allowed in the name. The name should include the company name or initials to help ensure uniqueness. The EDA tool will search for a matching package model name as an argument to a [Define Package Model] keyword in the current .ibs file first. If a match is not found, the EDA tool will next look for a match in an external .pkg file. If the matching package model is in an external .pkg file, it must be located in the same directory as the .ibs file. The file names of .pkg files must follow the rules for file names given in Section 3.23, "~~GENERAL SYNTAX RULES AND GUIDELINES~~ SYNTAX RULES".

Other Notes: Use the [Package Model] keyword within a [Component] to indicate which package model should be used for that component. The specification permits .ibs files to contain [Define Package Model] keywords as well. These are described under "Package Modeling" in Section 7.7. When package model definitions occur within a .ibs file, their scope is "local", i.e., they are known only within that .ibs file and no other. In addition, within that .ibs file, they override any globally externally defined package models that have the same name.

Example:

```
[Package Model]        QS-SMT-cer-8-pin-pkgs
```

Keywords: [Alternate Package Models], [End Alternate Package Models]

Required: No

Description: Used to select a package model from a list of package models.

Usage Rules: The [Alternate Package Models] keyword can be used in addition to the [Package Model] keyword. [Alternate Package Models] shall be used only for components that use the [Package Model] keyword.

Each [Alternate Package Models] keyword specifies a set of alternate package model names for only one component, which is given by the previous [Component] keyword. The [Alternate Package Models] keyword shall not appear before the first [Component] keyword in a .ibs file. The [Alternate Package Models] keyword applies only to the [Component] section in which it appears, and must be followed by an [End Alternate Package Models] keyword.

All alternate package model names must appear below the [Alternate Package Models] keyword, and above the following [End Alternate Package Models] keyword. The package model names listed under the [Alternate Package Models] must follow the rules of the package model names associated with the [Package Model] keyword. The package model names correspond to the names of package models defined by [Define Package Model] keywords. EDA tools may offer users a facility for choosing between the default package model and any of the alternate package models, when analyzing occurrences of the [Component].

The package model named by [Package Model] can be optionally repeated in the [Alternate Package Models] list of names.

Example:

```
[Alternate Package Models]
|
208-pin_plastic_PQFP_package-even_mode | Descriptive names are shown
208-pin_plastic_PQFP_package-odd_mode
208-pin_ceramic_PQFP_package-even_mode
208-pin_ceramic_PQFP_package-odd_mode
|
[End Alternate Package Models]
```

Keyword: [Interconnect Model Group]

Required: No

Description: [Interconnect Model Group] has a single argument, which is the name of the associated Interconnect Model Group. The length of the Interconnect Model Group name shall not exceed 40 characters in length. Blank characters are not allowed. The [Interconnect Model Group]/[End Interconnect Model Group] keyword pair is hierarchically scoped by the [Component] keyword. The [Interconnect Model Group] keyword is used to define a list of [Interconnect Model Set]s by name that shall be used together to define Interconnect Models to be used in a simulation. A simulation may contain Interconnect Models from the Interconnect Model Sets listed in only one Group.

Usage Rules: [Component] may contain zero or more [Interconnect Model Group] keywords (identified by a name). Each [Interconnect Model Group] must contain at least one [Interconnect

Model Set] name. Interconnect Model Sets contain Interconnect Models used to describe pin, die pad or buffer terminal connections to IBIS-ISS subcircuits or n-port networks described by Touchstone files.

Interconnect Model Sets that exist for the component shall be listed in one or more Interconnect Model Groups. An Interconnect Model Group is required even if it references only one Interconnect Model Set. If there are no Interconnect Model Sets, the [Interconnect Model Group] keyword is illegal.

The section under the [Interconnect Model Group] keyword shall have two entries per line, with each line identifying one Interconnect Model Set associated with the component. The entries shall be separated by at least one white-space character. The first entry lists the Interconnect Model Set name (up to 40 characters long). The second entry is the file reference of the file containing the Interconnect Model Set and shall have the extension “ims”. This file reference shall conform to the rules given in Section 3.2.3, “GENERAL SYNTAX RULES AND GUIDELINES SYNTAX RULES”². If the Interconnect Model Set is in the same IBIS file as [Component], then the second entry shall be “NA”.

The files containing the Interconnect Model Sets with the “ims” extension shall be located in the same directory as the .ibs file or in a specified directory under the .ibs file as determined by the directory path according to the file name rules given in Section 3.2.3, “GENERAL SYNTAX RULES AND GUIDELINES SYNTAX RULES” (i.e., a file reference containing a relative path to a directory below that of the referencing .ibs file is permitted). An [Interconnect Model Set] with matching name shall be found in the stated location for each Interconnect Model Set named in the [Interconnect Model Group].

Each Interconnect Model Set name and its file reference may only appear once under each [Interconnect Model Group] keyword for a given component.

As discussed in Section 11.1.1.12 Section XXX12, three interface locations exist: pin, die pad, and buffer. These interfaces are identified in the terminal lines under the [Interconnect Model] keyword and by their Terminal_type column entries (shown in Table 47 Table 47 Table 47 Table 47 Table 47 Table 47) as follows:

<u>pin:</u>	<u>Pin I/O, Pin Rail, A_gnd</u>
<u>die pad:</u>	<u>Pad I/O, Pad Rail, A_gnd</u>
<u>buffer:</u>	<u>Buffer I/O, Buffer Rail, Pullup_ref, Pulldown_ref, Power clamp_ref, Gnd clamp_ref, Ext_ref, A_gnd</u>

A_gnd is the simulator global reference node of the Interconnect Model.

Identifiers associated with these Terminal_type * I/Os are pin_name entries. In addition, some * I/O terminals may have the optional Aggressor_Only column. If any * I/O pin is marked as Aggressor_Only, then any * I/O pins with the same pin_name entry shall be considered as Aggressor_Only an aggressor, and not a victim. Any * I/O Terminal_type without the Aggressor_Only column may be considered as an aggressor or a victim.

The remaining terminals are used for POWER or GND and are referred to as “rails”. The rail identifiers are pin_name, signal_name, bus_label (described below) and pad_name entries (described below) according the allowable association rules summarized in Section 11.2.1 XXX12 (Connecting Pins, Pads and Buffer Terminals Connecting Pins, Pads and Buffer

Formatted: Font: Bold

Formatted: Font: Bold

Formatted: Font: Bold

Formatted: Font: Bold

Formatted: Font: Not Bold

TerminalsConnecting Pins, Pads and Buffer TerminalsConnecting Pins, Pads and Buffer TerminalsConnecting Pins, Pads and Buffer TerminalsConnecting Pins, Pads and Buffer TerminalsConnecting Pins, Pads and Buffer Terminals) and Table 47Table 47Table 47Table 47Table 47Table 41.

An Interconnect Model Group contains of a list of Interconnect Model Sets which in turn contains a list of Interconnect Models. There are a number of rules that apply to this combined list of Interconnect Models in an Interconnect Model Group:-

- I/O pin_name rules
 - I/O terminals use pin_name identifiers
 - All * I/O pin_names may omit the Aggressor Only column (may be aggressors or victims)
 - No I/O pin_name in a component may appear as a Pin I/O terminal without the Aggressor Only column in more than one Interconnect Model in the Interconnect Model Group.
 - No I/O pin_name in a component may appear as a Buffer I/O terminal without the Aggressor Only column in more than one Interconnect Model in the Interconnect Model Group.
 - An I/O pin_name may appear in Interconnect Models with the following interface combinations:
 - pin to buffer
 - pin to die pad (in one Interconnect Model) and die pad to buffer (in another Interconnect Model)
 - pin to die pad
 - die pad to buffer
 - A * I/O pin_name may not appear in Interconnect Models of Interconnect Model Sets that are listed in one Interconnect Model Group with the following interface combinations:
 - pin to buffer (in one Interconnect Model) and pin to die pad (in another Interconnect Model)
 - pin to buffer -(in one Interconnect Model) and die pad to buffer (in another Interconnect Model)
 - pin to buffer and pin to die pad and die pad to buffer in three separate Interconnect Models
- General description of rail terminals
 - At the pin interface, a terminal whose Terminal_type is Pin Rail- can be identified by a pin_name, signal_name or bus_label entry. A pin_name maps directly into a Pin Rail pin_name entry or the pin_name can be mapped into a bus_label or a signal_name with the information given in the [Pin] keyword or by the [Pin Mapping], [Bus Label], or [Die Supply Pads] keywords described later in this section.
 - Note that a terminal whose Terminal_type is Pin Rail -may be associated with one pin_name or a list of pin_names on a rail that is associated with a

Field Code Changed

Formatted: Font: Not Bold

- signal_name or bus_label. If the terminal is associated with more than one pin_name then these pin_names are shorted together.
- At a die pad interface, a terminal whose Terminal_type is Pad_Rail can be identified by a pad_name, signal_name or bus_label entry. Connections between die pad interfaces in different Interconnect models can be made by using identical pad_names or by identifying a common bus_label or signal_name that is available in the [Pin], [Pin Mapping], [Die Supply Pads], or [Bus Label] keywords.
 - Note that a terminal whose Terminal_type is Pad_Rail -may be associated with one pad_name or a list of pad_names on a rail that is associated with a single signal_name or bus_label. If the terminal is associated with more than one pad_name then these pad_names are shorted together.
 - At the buffer interface, a terminal whose Terminal_type is Pullup_ref, Pulldown_ref, Power_clamp_ref, Gnd_clamp_ref, or Ext_ref may be identified by a Buffer I/O pin_name. Terminals of Terminal_type Buffer_Rail may be identified by a signal_name or bus_label entry.
 - Note that a terminal whose Terminal_type is Pullup_ref, Pulldown_ref, Power_clamp_ref, Gnd_clamp_ref, Ext_ref or Buffer_Rail -may be associated with one buffer terminal or a list of buffer terminals on a rail that is associated with a single signal_name or bus_label. If it is associated with more than one buffer terminals, then these buffer terminals are shorted together.
 - A Power Delivery Network (PDN) has one or more connections of rail terminals between Pin and Buffer, Pin and Pad or Pad and Buffer.
 - An Interconnect Model with only rail terminals and two interfaces (no I/O terminals) can be used for a PDN.
 - An Interconnect Model with only rail terminals (no I/O terminals) and only one interface is permitted for applications such as for modeling rail decoupling circuits.
 - A PDN structure can also exist in an Interconnect Model with I/O terminals.
 - Also, rail terminals or A_gnd can be used in Interconnect Models to provide a reference node for the electrical interconnections associated with * I/O terminals.
- Rail terminal rules
 - At the pin interface, a rail pin_name may appear on a terminal line whose Terminal_type is Pin_Rail in multiple Interconnect Models in the Interconnect Model Group.
 - ⊖ At the buffer interface, a rail pin_name may appear on a terminal line whose Terminal_type is Pullup_ref, Pulldown_ref, Power_clamp_ref, Gnd_clamp_ref, Ext_ref or as a Buffer_Rail in more than one power delivery Interconnect Model in the Interconnect Model Group.
 - A rail terminal may be in Interconnect Models with the following interface combinations:
 - pin to buffer
 - pin to die pad (in one Interconnect Model) and die pad to buffer (in another Interconnect Model)

- pin to die pad
 - die pad to buffer
 - pin only
 - die pad only
 - buffer only
- A rail terminal may not be in Interconnect Models with the following interface combinations:
- pin to buffer (in one Interconnect Model) and pin to die pad (in another Interconnect Model)
 - pin to buffer (in one Interconnect Model) and die pad to buffer (in another Interconnect Model)
 - pin to buffer, pin to die pad, and die pad to buffer in three separate Interconnect Models

Note that these rules apply to the complete list of Interconnect Models that are included in each Interconnect Model Group, regardless of which Interconnect Model Sets contain the Interconnect Models.

All Interconnect Models without I/O terminals, but with only rail terminals are available for simulations.

If an * I/O pin_name appears on terminal lines of Interconnect Model(s) in the Interconnect Model Group with the interface combinations: pin to buffer, or pin to die pad and die pad to buffer, then the Interconnect Model(s) in the Interconnect Model Group define the full interconnect electrical path between the pin and buffer interfaces. If this is not the case then:

- If an * I/O pin_name appears only in a pin to die pad Interconnect Model in the Interconnect Model Group, then the * I/O pin_name electrical path from the die pad to buffer- shall be shorted.
- If an * I/O pin_name appears only in a buffer to die pad Interconnect Model in the Interconnect Model Group, then the * I/O pin_name electrical path from die pad to buffer shall be connected using any other existing package model in this document including those under [Package] R_pkg, L_pkg, and C_pkg entries; [Pin] R_pin, L_pin, and C_pin entries in this section; or entries under the [Define Package Model] keyword described in Section 7.7. Note, if several [Define Package Model] keywords exist, the EDA tool may have to select which ~~on~~ one to use. EDA tools may provide the option to ignore any of the other package model formats and to use shorted paths instead.
- If an * I/O pin_name does not appear on a terminal line in any Interconnect Model in an Interconnect Model Group, then the EDA tool should use any other existing package model in this document.

If a PDN structure has terminals in an Interconnect Model(s) in the Interconnect Model Group with the interface combinations: pin to buffer, or pin to die pad and die pad to buffer, then the Interconnect Model(s) in the Interconnect Model Group define the full PDN electrical path between the pin and buffer interfaces. If this is not the case then:

- If rail terminals describe a PDN structure with only a pin to die pad Interconnect Model in the Interconnect Model Group, then the rail electrical path from the die pad to buffer shall be shorted. Note, the shorted connections from the die pad terminal names to the buffer interface rail terminal names might require using the information under the [Pin], [Pin Mapping], [Die Supply Pads] or [Bus Label] keywords in this section.
- If rail terminals describe a PDN structure with only a buffer to die pad Interconnect Model in the Interconnect Model Group, then the rail electrical path from die pad to Pin Rail pin_name entry shall be connected using any other existing package model in this document including those with [Package] R_pkg, L_pkg, and C_pkg entries or [Pin] R_pin, L_pin, and C_pin entries in this section; or entries under the [Define Package Model] keyword described in Section 77. Note, if several [Define Package Model] keywords exist, the EDA tool may have to select which one to use. Also note, the Pad Rail terminals have pad_name bus_label, or signal_name entries that may short the electrical connections at the die pad interface based on the information under the [Pin], [Pin Mapping], [Die Supply Pads] or [Bus Label] keywords in this section. If there are more rail pad names than Pin Rail pin_names, the EDA tool will have to short some pad_names to support existing package model formats.
- If there are no rail terminal names on a terminal line in any Interconnect Model in an Interconnect Model Group, then the EDA tool should use any other existing package model in this document, or ideal sources if the simulation does not need to include PDN effects.

Examples:

```
| Some [Interconnect Model Set] names used in Examples from Section
| 11111111212 are
| referenced below:
|
| Example 1
|
|[Interconnect Model Group] Full ISS PDN 1
| Interconnect Model Set file reference
Full ISS PDN 1          NA          | The [Interconnect Model Set] is
| present in the .ibs file for
| all pins
|[End Interconnect Model Group]
|
| Example 2
|
```

```

[Interconnect Model Group] Full ISS PDN sn 2
| Interconnect Model Set file reference
Full ISS PDN sn 2 NA | The [Interconnect Model Set] is
| present in the .ibs file for
| all I/O pins and PDN described
| by signal names (sn)
[End Interconnect Model Group]
|
| Example 3
|
[Interconnect Model Group] A1 TS
| Interconnect Model Set file reference
A1 TS touchstone/ts sets.ims | [Interconnect Model Set] is
| in ts sets.ims under the
| touchstone directory for A1
[End Interconnect Model Group]
|
| Example 4
|
[Interconnect Model Group] A1 ISS buf pad TS pad pin
| Interconnect Model Set file reference
A1 ISS buf pad NA | Interconnect Model Sets combined from
A1 TS pad pin NA | buffer to pad and pad to pin Sets with
| different file formats for A1
[End Interconnect Model Group]
|
| Example 5
|
[Interconnect Model Group] Full ISS split IO PDN 3
| Interconnect Model Set file reference
Full ISS buf pin IO 1 NA | IO paths with common sn reference
Full ISS buf pin PDN 1 NA | Detailed (by pin) PDN paths
| PDN terminals G1-G4 get shorted
[End Interconnect Model Group]

```

Formatted: Keyword

Formatted: Font: Not Italic

Keyword: **[End Interconnect Model Group]**
Required: Yes, for each instance of the [Interconnect Model Group] keyword
Description: Indicates the end of the data for one [Interconnect Model Group].
Example:

```
[End Interconnect Model Group]
```

Keyword: **[Pin Mapping]**
Required: No
Description: Used to indicate the power and/or ground buses to which a given driver, receiver or terminator is connected.
Sub-Params: pulldown_ref, pullup_ref, gnd_clamp_ref, power_clamp_ref, ext_ref

Usage Rules: The [Pin Mapping] keyword names the connections between POWER and/or GND pins and buffer and/or terminator voltage supply references using unique bus labels. All buses with identical labels are assumed to be connected with an ideal short. Each label must be associated with at least one pin whose model_name is POWER or GND. If a bus label defined in [Pin Mapping] is associated with more than one pin whose model name is POWER or GND, then all of these associated pins ~~must~~ shall have the same signal name. Bus labels must not exceed 15 characters.

Each line must contain either three, five or six entries. Use the reserved word NC where an entry is required but a bus connection is not made.

The first column contains a pin name. Each pin name must match one of the pin names declared in the [Pin] section of the [Component].

For buffers and terminators, the remaining columns correspond to the voltage supply references for the named pin. Each [Model] supply reference is connected to a particular bus through a bus label in the corresponding column.

The second column, pulldown_ref, designates the ground bus connections for the buffer or termination associated with that pin. The bus named under pulldown_ref is associated with the [Pulldown] I-V table for non-ECL [Model]s. This is also the bus associated with the [GND Clamp] I-V table and the [Rgnd] model unless overridden by a label in the gnd_clamp_ref column.

The third column, pullup_ref, designates the power bus connection for the buffer or termination. The bus named under pullup_ref is associated with the [Pullup] table for non-ECL [Model]s (for ECL models, this bus is associated with the -[Pulldown] table). This is also the bus label associated with the [POWER Clamp] I-V table and the [Rpower] model unless overridden by a label in the power_clamp_ref column.

The fourth and fifth columns, gnd_clamp_ref and power_clamp_ref, contain entries, if needed, to specify additional ground bus and power bus connections for clamps. Finally, the sixth column, ext_ref, contains entries to specify external reference supply bus connections.

The usage of the columns changes for GND and POWER pins. For GND pins, the pulldown_ref column contains the name of the bus to which the pin connects; the pullup_ref column in this case must contain the reserved word NC. Similarly, for POWER (including external reference) pins, the pullup_ref column contains the name of the bus to which the pin connects; the pulldown_ref column in this case must contain the reserved word NC.

If the [Pin Mapping] keyword is present, then the bus connections for EVERY pin listed under the [Pin] keyword whose model name is not POWER, GND or NC ~~must~~ shall be given. If a pin has model name POWER or GND and there is no entry for this pin ~~under~~ under the [Pin Mapping], [Bus Label], or [Die Supply Pads] ~~section~~ keywords then the bus ~~label~~ label for that pin will be its signal name.

If a pin has no connection, then both the pulldown_ref and pullup_ref subparameters for it will be NC.

The column length limits are:

[Pin Mapping]	5 characters max
pulldown_ref	15 characters max
pullup_ref	15 characters max
gnd_clamp_ref	15 characters max

power_clamp_ref 15 characters max
 ext_ref 15 characters max

For compatibility with models developed under previous IBIS versions, [Pin Mapping] lines which contain ext_ref column entries must also explicitly include entries for the pulldown_ref, pullup_ref, gnd_clamp_ref and power_clamp_ref columns. These entries can be NC.

When six columns of data are specified, the headings gnd_clamp_ref, power_clamp_ref and ext_ref must be used on the line containing the [Pin Mapping] keyword. Otherwise, these headings can be omitted.

Example:

```
[Pin Mapping] pulldown_ref pullup_ref gnd_clamp_ref power_clamp_ref ext_ref
|
1         GNDBUS1   PWRBUS1   | Signal pins and their associated
2         GNDBUS2   PWRBUS2   | ground, power and external
|                                     | reference connections
3         GNDBUS1   PWRBUS1   GNDCLMP   PWRCLAMP
4         GNDBUS2   PWRBUS2   GNDCLMP   PWRCLAMP
5         GNDBUS2   PWRBUS2   NC         PWRCLAMP REFBUS1
6         GNDBUS2   PWRBUS2   GNDCLMP   NC
7         GNDBUS2   PWRBUS2   GNDCLMP   NC       REFBUS2
|                                     | Some possible clamping
|                                     | connections are shown above
| .                                     | for illustration purposes
| .
11        GNDBUS1   NC         | One set of ground connections.
12        GNDBUS1   NC         | NC indicates no connection to
13        GNDBUS1   NC         | power bus.
| .
21        GNDBUS2   NC         | Second set of ground connections
22        GNDBUS2   NC
23        GNDBUS2   NC
| .
31        NC       PWRBUS1   | One set of power connections.
32        NC       PWRBUS1   | NC indicates no connection to
33        NC       PWRBUS1   | ground bus.
| .
41        NC       PWRBUS2   | Second set of power connections
42        NC       PWRBUS2
43        NC       PWRBUS2
| .
51        GNDCLMP  NC         | Additional power connections
52        NC       PWRCLMP   | for clamps
| .
71        NC       REFBUS1   | External reference connections
72        NC       REFBUS2
|
| The following [Pin] list corresponds to the [Pin Mapping] shown above.
|
[Pin] signal_name model_name R_pin L_pin C_pin
|
1     OUT1          output_buffer1   | Output buffers
2     OUT2          output_buffer2   |
```

3	IO3	io_buffer1	Input/output buffers
4	IO4	io_buffer2	
5	SPECIAL1	ref_buffer1	Buffers with POWER CLAMP but no
6	SPECIAL2	io_buffer_term1	GND CLAMP I-V tables; two use
7	SPECIAL3	ref_buffer2	external reference voltages
11	VSS1	GND	
12	VSS1	GND	
13	VSS1	GND	
21	VSS2	GND	
22	VSS2	GND	
23	VSS2	GND	
31	VCC1	POWER	
32	VCC1	POWER	
33	VCC1	POWER	
41	VCC2	POWER	
42	VCC2	POWER	
43	VCC2	POWER	
51	VSSCLAMP	GND	Power connections for clamps
52	VCCCLAMP	POWER	
71	V_EXTREF1	POWER	External reference voltage pins
72	V_EXTREF2	POWER	

Keyword: [Bus Label]

Required: No

Description: Defines bus_label names and associates a POWER or GND signal_name with one or more bus_label names within a Component. The bus_label names can be used to define connection points for Interconnect Model terminals.

Sub-Params: signal_name

Usage Rules: The first column shall contain a bus_label. The second column, signal_name, shall be a corresponding signal_name entry for a pin under the [Pin] keyword that uses the model_name POWER or GND.

The [Bus Label] keyword shall be followed by the string "signal_name" as a column heading.

Duplicate bus_labels are not permitted. A bus_label may be defined also by the [Pin Mapping] keyword, by a signal_name under the [Pin] keyword, and/or by the [Die Supply Pads] keyword below.

Column length limits are:

<u>[Bus Label]</u>	<u>15 characters max</u>
<u>signal_name</u>	<u>40 characters max</u>

Example:

<u>[Bus Label]</u>	<u>signal_name</u>
<u>VDD1</u>	<u>VDD</u>
<u>VDD2</u>	<u>VDD</u>
<u>VDD3</u>	<u>VDD</u>
<u>VSS1</u>	<u>VSS</u>
<u>VSS2</u>	<u>VSS</u>

Keyword: **[Die Supply Pads]**

Required: No

Description: Defines supply rail die pads and associates signal names and bus labels with those die pads.

Sub-Params: signal_name, bus_label

Usage Rules: Only die pads with signal names that occur on POWER or GND pins are allowed. Each line shall contain either two or three columns. The first column shall contain the supply die pad name (the column entry is also referred to as "pad_name" elsewhere in this document). The second column, signal_name, shall contain the signal name as given under the [Pin] keyword. The third column is optional. If it exists, it is a bus_label. If the third column does not exist, then the bus_label shall be the signal_name.

The [Die Supply Pads] keyword shall be followed by the strings "signal_name" and "bus_label" as column headings.

Other Notes: The data in this section consists of a list of pad names and their corresponding signal names and bus labels, which can be used to mate package and on-die power delivery networks.

The keywords described above ([Pin Mapping], [Pin], [Bus Label], and [Die Supply Pads]) describe several ways to name the bus_label entries. Briefly, they are listed here:

[Pin Mapping] associates each rail pin_name with a bus_label for all rail pin_names. For the listed buffer I/O pin_names (in the first column), the bus_label entries are listed under the pullup_ref, pullup_ref, gnd_clamp_ref, power_clamp_ref, and ext_ref columns of [Pin Mapping]. This listing of any or all POWER and/or GND pin_names (also referred to as rails) is optional.

[Pin] associates each pin_name with a signal_name. The signal_name can be used as a bus_label for rail pin_names that are not listed under [Pin Mapping] or not described by the [Bus Label] and [Die Supply Pads] keywords.

[Bus Label] also associates signal_names with bus_labels.

[Die Supply Pads] is used to define rail pad_names and to associate them with signal_name, but the second and third columns can provide another way to associate signal_names with bus_labels in a manner that may not be covered above.

Such entries can be used as terminals at designated locations in [Interconnect Model] terminal lines described later in Section 11~~XXX~~. The keywords can also be used to describe how different Terminal_type qualifiers (described later) can be associated with each other. For example, a POWER or GND pin_name with a bus_label entry in [Pin Mapping] would find its corresponding signal_name from the [Pin] keyword for the same pin_name.

With these four keywords, it is possible to create bus_label names for rails in four different ways, and any or all of the four ways can be used at once.

These keywords also support ~~using~~ the usage of each rail terminal individually, or ~~for creating~~ the creation of a single terminal ~~that connects terminals that~~ connecting ~~connects~~ rails with the same bus_label or signal_name, or ~~to the designation of~~ -rail pad_names that might be different than rail pin_names. With these keywords, the number of rail nets can be reduced. Also, a different number of rail terminals can be entered at each boundary to support few-to-many or many-to-few connection terminals.

IBIS Version ~~6-7.0~~

Example:

```
[Die Supply Pads] signal name bus label
VDDQ                VDDQ
VDD1                VDD      VDDa
VDD2                VDD      VDDa
VDD3                VDD      VDDb
VSS1                VSS
VSS2                VSS
```

Formatted: Font: (Default) Courier New, 10 pt

Keyword: [Diff Pin]

Required: No

Description: Associates differential pins and defines their differential receiver threshold voltage_s and differential driver timing delays.

Sub-Params: inv_pin, vdiff, tdelay_typ, tdelay_min, tdelay_max

Usage Rules: Enter only differential pin pairs. The first column, [Diff Pin], contains a non-inverting pin name. The second column, inv_pin, contains the corresponding inverting pin name for I/O output. Each pin name must match the pin names declared previously in the [Pin] section of the .ibs file. The third column, vdiff, contains the specified differential receiver threshold voltage between the inverting and non-inverting pins for Input or I/O model types. The fourth, fifth, and sixth columns, tdelay_typ, tdelay_min, and tdelay_max, contain launch delays of the non-inverting pins relative to the inverting pins. ~~All~~Each of the numerical entries may be a positive, zero, or negative number.

For differential Input or I/O model types, the differential input threshold (vdiff) overrides and supersedes the need for Vinh and Vinl.

Other Notes: The output pin polarity specification in the table overrides the [Model] Polarity specification such that the pin in the [Diff Pin] column is Non-Inverting and the pin in the inv_pin column is Inverting. This convention enables one [Model] to be used for both pins.

The column length limits are:

[Diff Pin]	5 characters max
inv_pin	5 characters max
vdiff	9 characters max
tdelay_typ	9 characters max
tdelay_min	9 characters max
tdelay_max	9 characters max

Each line must contain either four or six columns. Using four columns is an equivalent of entering “NA”s in the fifth and sixth columns. An “NA” in the vdiff column will be interpreted as a 200 mV default differential receiver threshold. “NA”s in the tdelay_typ, or tdelay_min columns are interpreted as 0 ns. If “NA” appears in the tdelay_max column, its value is interpreted as the tdelay_typ value. When using six columns, the headers tdelay_min and tdelay_max must be listed. Entries for the tdelay_min column are based on minimum magnitudes; and tdelay_max column, maximum magnitudes. One entry of vdiff, regardless of its polarity, is used for difference magnitudes.

When a [Model] that is associated with any of the pins listed under the [Diff Pin] keyword contains the [Algorithmic Model] keyword, the tdelay_*** parameters in the fourth, fifth and sixth columns of the [Diff Pin] keyword are ignored in algorithmic model interface (AMI) channel characterization simulations, i.e., they are treated as if their value would be zero.

The positioning of numerical entries and/or “NA” must not be used as an indication for the model type. The model type is determined by the model type parameter inside the [Model]s referenced by the [Diff Pin] keyword, regardless of what the [Diff Pin] keyword's entries are. The EDA tool may ignore the vdiff or the tdelay_*** parameters if not needed by the model type of the [Model], or use the default values defined above if they are needed but not provided in the [Diff Pin] keyword.

For example, an “NA” in the third column (vdiff) does not imply that the model type is Output, or three “NA”s in the tdelay columns does not mean that the model type is Input.

Note that the starting point of the flight time measurements will occur when the differential driver’s output waveforms are crossing, i.e., when the differential output voltage is zero, and consequently Vmeas, if defined, will be ignored.

Example:

```
[Diff Pin]  inv_pin  vdiff  tdelay_typ  tdelay_min  tdelay_max
|
| 3          4          150mV  -1ns       0ns       -2ns
| For Input,  tdelay_typ/min/max ignored
| For Output, vdiff ignored
|
| 7          8          0V       1ns        NA        NA
| 16         15         200mV  1ns
| For Input,  tdelay_typ ignored
| For Output, vdiff ignored and tdelay_min = 0ns and tdelay_max = 1ns
| For I/O,    tdelay_min = 0ns and tdelay_max = 1ns
|
| 9          10         NA        NA         NA        NA
| 22         21         NA        NA
| For Input,  vdiff = 200 mV
| For Output, tdelay_typ/min/max = 0ns
| For I/O,    vdiff = 200 mV and tdelay_typ/min/max = 0ns
|
| 20         19         0V       NA
| For Output, vdiff ignored and tdelay_typ/min/max = 0ns
| For I/O,    tdelay_typ/min/max = 0ns
```

Keyword: [Series Pin Mapping]

Required: No

Description: Used to associate two pins joined by a series model.

Sub-Params: pin_2, model_name, function_table_group

Usage Rules: Enter only series pin pairs. The first column, [Series Pin Mapping], contains the series pin for which input impedances are measured. The second column, pin_2, contains the other connection of the series model. Each pin must match the pin names declared previously in the [Pin] section of the .ibs file. The third column, model_name, associates models of type Series or Series_switch, or model selectors containing references to models of type Series or Series_switch for the pair of pins in the first two columns. Each model_name must have a corresponding model or model selector name listed in a [Model] or [Model Selector] keyword below. The usage of reserved model names (POWER, GND, or NC) within the [Series Pin Mapping] keyword is not allowed. The fourth column, function_table_group, contains an alphanumeric designator string to associate those sets of Series_switch pins that are switched together.

Each line must contain either three or four columns. When using four columns, the header function_table_group must be listed.

One possible application is to model crossbar switches where the straight through On paths ([see \[Series Switch Groups\]](#)) are indicated by one designator and the cross over On paths are indicated

by another designator. If the model referenced is a Series model, then the function_table_group entry ~~is~~ shall be omitted.

The column length limits are:

[Series Pin Mapping]	5 characters max
pin_2	5 characters max
model_name	40 characters max
function_table_group	20 characters max

Other Notes: If the model_name is for a non-symmetrical series model, then the order of the pins is important. The [Series Pin Mapping] and pin_2 entries must be in the columns that correspond with Pin 1 and Pin 2 of the referenced model.

This mapping covers only the series paths between pins. The package parasitics and any other elements such as additional capacitance or clamping circuitry are defined by the model_name that is referenced in the [Pin] keyword. The model_names under the [Pin] keyword that are also referenced by the [Series Pin Mapping] keyword may include any legal model or reserved model except for Series and Series_switch models. Normally the pins will reference a [Model] whose Model_type is "Terminator". For example, a Series_switch model may contain Terminator models on EACH of the pins to describe both the capacitance on each pin and some clamping circuitry that may exist on each pin. In a similar manner, Input, I/O or Output models may exist on each pin of a Series model that is serving as a differential termination.

Also, a pin name may appear on more than one entry under the [Series Pin Mapping] keyword. This allows for multiple and perhaps different models or model selectors to be placed between the same, or any arbitrary pin pair combinations.

Example:

[Series Pin Mapping]	pin_2	model_name	function_table_group	
2	3	CBTSeries	1	Four independent groups
5	6	CBTSeries	2	
9	8	CBTSeries	3	
12	11	CBTSeries	4	
22	23	CBTSeries	5	Straight through path
25	26	CBTSeries	5	
22	26	CBTSeries	6	Cross over path
25	23	CBTSeries	6	
32	33	Fixed_series		No group needed

Keyword: [Series Switch Groups]

Required: Yes, if function_table_group column ~~data is~~data are present under [Series Pin Mapping]

Description: Used to define allowable switching combinations of series switches described using the names of the groups in the [Series Pin Mapping] keyword function_table_group column.

Sub-Params: On, Off

Formatted: Font: Italic

Usage Rules: Each state line contains an allowable configuration. A typical state line will start with “On” followed by all of the on-state group names or an “Off” followed by all of the off-state group names. Only one of “On” or “Off” is required since the undefined states are presumed to be opposite of the explicitly defined states. The state line is terminated with the slash “/”, even if it extends over several lines to fit within the ~~120~~-1024 character column width restriction.

The group names in the function_table_group are used to associate switches whose switching action is synchronized by a common control function. The first line defines the assumed (default) state of the set of series switches. Other sets of states are listed and can be selected through a user interface or through automatic control.

Example:

```
[Series Switch Groups]
| Function Group States
On 1 2 3 4 /           | Default setting is all switched On
|
Off 1 2 3 4 /         | All Off setting
On 1 /                | Other possible combinations below
On 2 /
On 3 /
On 4 /
On 1 2 /
On 1 3 /
On 1 4 /
On 2 3 /
On 2 4 /
On 3 4 /
On 1 2 3 /
On 1 2 4 /
On 1 3 4 /
On 2 3 4 /
| Off 4 /             | The last four lines above could have been replaced
| Off 3 /             | with these four lines with the same meaning.
| Off 2 /
| Off 1 /
|
On 5 /                | Crossbar switch straight through connection
On 6 /                | Crossbar cross over connection
Off 5 6 /             | Crossbar open switches
```

Keyword: **[Model Selector]**

Required: No

Description: Used to pick a [Model] from a list of [Model]s for a pin which uses a programmable buffer.

Usage Rules: A programmable buffer must have an individual [Model] section for each one of its modes used in the .ibs file. The names of these [Model]s must be unique and ~~can be~~ listed under the [Model Selector] keyword and/or pin list. The name of the [Model Selector] keyword must match the corresponding model name listed under the [Pin] or [Series Pin Mapping] keyword and must not contain more than 40 characters. A .ibs file must contain enough [Model Selector]

keywords to cover all of the model selector names specified under the [Pin] and [Series Pin Mapping] keywords.

The section under the [Model Selector] keyword must have two fields. The two fields must be separated by at least one white-space character. The first field lists the [Model] name (up to 40 characters long). The second field contains a short description of the [Model] shown in the first field. The contents and format of this description is not standardized. ~~It~~ However, it shall be limited in length so that none of the descriptions exceed the ~~120~~1024-character length of the line that it started on. The purpose of the descriptions is to aid the user of the EDA tool in making intelligent buffer mode selections and it can be used by the EDA tool in a user interface dialog box as the basis of an interactive buffer selection mechanism.

The first entry under the [Model Selector] keyword shall be considered the default by the EDA tool for all those pins which call this [Model Selector].

The operation of this selection mechanism implies that a group of pins which use the same programmable buffer (i.e., model selector name) will be switched together from one [Model] to another. Therefore, if two groups of pins, for example an address bus and a data bus, use the same programmable buffer, and the user must have the capability to configure them independently, one can use two [Model Selector] keywords with unique names and the same list of [Model] keywords; however, the usage of the [Model Selector] is not limited to these examples. Many other combinations are possible.

Example:

```
[Pin]    signal_name    model_name    R_pin    L_pin    C_pin
|
| 1    RAS0#           Progbuffer1   200.0m   5.0nH   2.0pF
| 2    EN1#           Input1       NA       6.3nH   NA
| 3    A0             3-state
| 4    D0             Progbuffer2
| 5    D1             Progbuffer2   320.0m   3.1nH   2.2pF
| 6    D2             Progbuffer2
| 7    RD#           Input2       310.0m   3.0nH   2.0pF
| .
| .
| .
| 18   Vcc3           POWER
|
[Model Selector]    Progbuffer1
|
OUT_2    2 mA buffer without slew rate control
OUT_4    4 mA buffer without slew rate control
OUT_6    6 mA buffer without slew rate control
OUT_4S   4 mA buffer with slew rate control
OUT_6S   6 mA buffer with slew rate control
|
[Model Selector]    Progbuffer2
|
OUT_2    2 mA buffer without slew rate control
OUT_6    6 mA buffer without slew rate control
OUT_6S   6 mA buffer with slew rate control
OUT_8S   8 mA buffer with slew rate control
OUT_10S  10 mA buffer with slew rate control
```

6 BUFFER MODELING

6.1 MODEL STATEMENT

Keyword: [Model]

Required: Yes

Description: Used to define a model, and its attributes.

Sub-Params: Model_type, Polarity, Enable, Vinl, Vinh, C_comp, C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, C_comp_gnd_clamp, Vmeas, Cref, Rref, Vref

Usage Rules: Each model type must begin with the keyword [Model]. The model name ~~must~~ **shall** match ~~the~~ one that is listed under a [Pin], [Model Selector] or [Series Pin Mapping] keyword and must not contain more than 40 characters. A .ibs file must contain enough [Model] keywords to cover all of the model names specified under the [Pin], [Model Selector] and [Series Pin Mapping] keywords, except for those model names that use reserved words (POWER, GND and NC).

Model_type must be one of the following:

Input, Output, I/O, 3-state, Open_drain, I/O_open_drain, Open_sink, I/O_open_sink, Open_source, I/O_open_source, Input_ECL, Output_ECL, I/O_ECL, 3-state_ECL, Terminator, Series, and Series_switch.

For true differential models documented under Section 6.3, Model_type must be one of the following:

Input_diff, Output_diff, I/O_diff, and 3-state_diff

Special usage rules for particular model types are provided in ~~Table 1~~ **Table 1**. Some definitions are included for clarification.

Formatted: Font: Not Bold

Table 1 – Special Rules for Keyword [Model]

Model Type	Definition
Input I/O I/O_open_drain I/O_open_sink I/O_open_source	These model types must have Vinl and Vinh defined. If they are not defined, the parser issues a warning and the default values of Vinl = 0.8 V and Vinh = 2.0 V are assumed.
Input_ECL I/O_ECL	These model types must have Vinl and Vinh defined. If they are not defined, the parser issues a warning and the default values of Vinl = 0.8 V and Vinh = 2.0 V are assumed.

Model Type	Definition
Terminator	This model type is an input-only model that can have analog loading effects on the circuit being simulated but has no digital logic thresholds. Examples of terminators are: capacitors, termination diodes, and pullup resistors.
Output	This model type indicates that an output always sources and/or sinks current and cannot be disabled.
3-state	This model type indicates that an output can be disabled, i.e., put into a high impedance state.
Open_sink Open_drain	These model types indicate that the output has an OPEN side (do not use the [Pullup] keyword, or if it must be used, set I = 0 mA for all voltages specified) and the output SINKS current. Open_drain model type is retained for backward compatibility.
Open_source	This model type indicates that the output has an OPEN side (do not use the [Pulldown] keyword, or if it must be used, set I = 0 mA for all voltages specified) and the output SOURCES current.
Input_ECL Output_ECL I/O_ECL 3-state_ECL	These model types specify that the model represents an ECL type logic that follows different conventions for the [Pulldown] keyword.
Series	This model type is for series models that can be described by [R Series], [L Series], [RI Series], [C Series], [Lc Series], [Rc Series], [Series Current] and [Series MOSFET] keywords.
Series_switch	This model type is for series switch models that can be described by [On], [Off], [R Series], [L Series], [RI Series], [C Series], [Lc Series], [Rc Series], [Series Current] and [Series MOSFET] keywords.
Input_diff Output_diff I/O_diff 3-state_diff	These model types specify that the model defines a true differential model available directly through the [External Model] keyword documented in Section 6.3.

The Model_type subparameter is required.

The C_comp subparameter is required only when C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, and C_comp_gnd_clamp are not present. If the C_comp subparameter is not present, at least one of the C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, or C_comp_gnd_clamp subparameters is required. It is ~~not illegal~~permitted to include the C_comp subparameter together with one or more of the remaining C_comp_* subparameters, but in that case the EDA tool will have to make a decision whether to use C_comp or the C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, and C_comp_gnd_clamp subparameters. Under no circumstances should the EDA tool use the value of C_comp simultaneously with the values of the other C_comp_* subparameters.

~~The C_comp, C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, and C_comp_gnd_clamp~~ (referred to hereinafter as “C_comp_*) subparameters define die capacitance. These values should not include the capacitance of the package. These are intended to represent the parasitic capacitances of those structures whose I-V characteristics are described by the [Pullup], [Pulldown], [POWER Clamp] and [GND Clamp] I-V tables, respectively. For this reason, the EDA tool should generate a circuit netlist so that, if defined, each of the C_comp_* capacitors are connected in parallel with their corresponding I-V tables, whether or not the I-V table exists. That is, the C_comp_* capacitors are positioned between the signal pad and the nodes defined by the [Pullup Reference], [Pulldown Reference], [POWER Clamp Reference] and [GND Clamp Reference] keywords, or the [Voltage Range] keyword and GND.

~~The C_comp and C_comp_* subparameters define die capacitance. These values should not include the capacitance of the package.~~ C_comp and C_comp_* are allowed to use “NA” for the min and max values only.

The Polarity, Enable, Vinl, Vinh, Vmeas, Cref, Rref, and Vref subparameters are optional.

Also, optional Rref_diff and Cref_diff subparameters discussed further in Section 6.3 support ~~the~~ true differential buffer timing test loads. They are used only when the [Diff Pin] keyword connects two models, and each buffer references the same model. The Rref_diff and Cref_diff subparameters can be used with the Rref, Cref, and Vref subparameters for a combined differential and signal-ended timing test load. Single-ended test loads are permitted for differential applications.

The Rref_diff and Cref_diff subparameters are recognized only when the [Diff Pin] keyword connects the models. This applies for the true differential buffers in Section 6.3 and also for differential buffers using identical single-ended models.

The Polarity subparameter can be defined as either Non-Inverting or Inverting, and the Enable subparameter can be defined as either Active-High or Active-Low.

The Cref and Rref subparameters correspond to the test load that the semiconductor vendor uses when specifying the propagation delay and/or output switching time of the model. The Vmeas subparameter is the timing reference voltage level that the semiconductor vendor uses for measuring the model timing. Include Cref, Rref, Vref, and Vmeas information to facilitate board-level timing simulation. The assumed connections for Cref, Rref, and Vref are shown in [Figure 200](#)~~Figure 2~~[Figure 1](#).




Figure 2 – Reference Load – Reference Load Connections

Figure 2

6.2 – Reference Load Connections

Formatted: Figure caption, Left, Space After: 0 pt

Formatted: Figure caption

A single-ended or true differential buffer can have Rref_diff and Cref_diff (000Figure 3Figure 2).




Figure 33333332 – Single-Ended or True Differential Buffer – Single-Ended or True Differential Buffer

Other Notes: A complete output [Model] description normally contains the following keywords: [Voltage Range], [Pullup], [Pulldown], [GND Clamp], [POWER Clamp], and [Ramp]. A Terminator model may use the [Rgnd], [Rpower], [Rac], and [Cac] keywords. However, some models may have only a subset of these keywords. For example, an input structure normally only needs the [Voltage Range], [GND Clamp], and possibly the [POWER Clamp] keywords. If any of [Rgnd], [Rpower], [Rac], and [Cac] keywords is used, then the Model_type must be Terminator.

Examples:

```

| Signals          CLK1, CLK2, ...          | Optional signal list, if desired
[Model]           Clockbuffer
Model_type        I/O
Polarity          Non-Inverting
Enable            Active-High
Vinl = 0.8V                               | Input logic "low" DC voltage, if any
Vinh = 2.0V                               | Input logic "high" DC voltage, if any
Vmeas = 1.5V     | Reference voltage for timing measurements (unused)
Cref = 50pF      | Timing specification test load capacitance value
    
```

```

Rref = 500          | Timing specification test load resistance value
Vref = 0           | Timing specification test load voltage
| variable         | type          | min          | max
C_comp            | 7.0pF        | 5.0pF       | 9.0pF
C_comp_pullup    | 3.0pF        | 2.5pF       | 3.5pF | These four can be
C_comp_pulldown  | 2.0pF        | 1.5pF       | 2.5pF | used instead of
C_comp_power_clamp | 1.0pF       | 0.5pF       | 1.5pF | C_comp
C_comp_gnd_clamp | 1.0pF       | 0.5pF       | 1.5pF

```

For a single-ended or true differential buffer (Section 6.3):

```

[Model]           External_Model_Diff
Model_type        I/O_diff          | Requires [External Model]
Polarity          Non-Inverting
Enable            Active-High
| The [Diff Pin] vdiff value overrides the thresholds below
Vinl = 0.8V       | Input logic "low" DC voltage, if any
Vinh = 2.0V       | Input logic "high" DC voltage, if any
|
|               | The true differential measurement point is at
|               | the crossover voltage
|               | The Vmeas value is overridden
Vmeas = 1.5V     | Reference voltage for timing measurements
|               | Single-ended timing test load is still permitted
Cref = 5pF       | Timing specification test load capacitance value
Rref = 500       | Timing specification test load resistance value
Vref = 0         | Timing specification test load voltage
|               | These new subparameters are permitted for
|               | single-ended differential operation based on the
|               | [Diff Pin] keyword
Rref_diff = 100  | Timing specification differential resistance value
Cref_diff = 5pF | Timing specification differential capacitance value

```

Keyword: [Model Spec]

Required: No

Sub-Params: Vinh, Vinl, Vinh+, Vinh-, Vinl+, Vinl-, S_overshoot_high, S_overshoot_low, D_overshoot_high, D_overshoot_low, D_overshoot_time, D_overshoot_area_h, D_overshoot_area_l, D_overshoot_ampl_h, D_overshoot_ampl_l, Pulse_high, Pulse_low, Pulse_time, Vmeas, Vref, Cref, Rref, Cref_rising, C_ref_falling, Rref_rising, Rref_falling, Vref_rising, Vref_falling, Vmeas_rising, Vmeas_falling, Rref_diff, Cref_diff, Weak_R, Weak_I, Weak_V

Description: The [Model Spec] keyword defines four columns under which specification subparameters are defined.

The following subparameters are defined:

Vinh	Input voltage threshold high
Vinl	Input voltage threshold low
Vinh+	Hysteresis threshold high max Vt+
Vinh-	Hysteresis threshold high min Vt+
Vinl+	Hysteresis threshold low max Vt-
Vinl-	Hysteresis threshold low min Vt-

S_overshoot_high	Static overshoot high voltage
S_overshoot_low	Static overshoot low voltage
D_overshoot_high	Dynamic overshoot high voltage
D_overshoot_low	Dynamic overshoot low voltage
D_overshoot_time	Dynamic overshoot time
D_overshoot_area_h	Dynamic overshoot high area (in V-s)
D_overshoot_area_l	Dynamic overshoot low area (in V-s)
D_overshoot_ampl_h	Dynamic overshoot high max amplitude
D_overshoot_ampl_l	Dynamic overshoot low max amplitude
Pulse_high	Pulse immunity high voltage
Pulse_low	Pulse immunity low voltage
Pulse_time	Pulse immunity time
Vmeas	Measurement voltage for timing measurements
Vref	Timing specification test load voltage
Cref	Timing specification capacitive load
Rref	Timing specification resistance load
Cref_rising	Timing specification capacitive load for rising edges
Cref_falling	Timing specification capacitive load for falling edges
Rref_rising	Timing specification resistance load for rising edges
Rref_falling	Timing specification resistance load for falling edges
Vref_rising	Timing specification test load voltage for rising edges
Vref_falling	Timing specification test load voltage for falling edges
Vmeas_rising	Measurement voltage for rising edge timing measurements
Vmeas_falling	Measurement voltage for falling edge timing measurements
Rref_diff	Timing specification differential resistance load
Cref_diff	Timing specification differential capacitive load
Weak_R	Weak tie-up or tie-down resistance
Weak_I	Weak tie-up or tie-down current
Weak_V	Weak tie-up or tie-down voltage

Usage Rules: [Model Spec] ~~must shall~~ follow any and all ~~all other~~ subparameters under the [Model] keyword.

For each subparameter contained in the first column, the remaining three columns hold its typical, minimum and maximum values. The entries of typical, minimum, and maximum must be placed on a single line and must be separated by at least ~~one white space~~ one whitespace character. All four columns are required under the [Model Spec] keyword. However, ~~data is data are~~ required only in the typical column. If minimum and/or maximum values are not available, the reserved word "NA" must be used indicating the typical value by default.

The minimum and maximum values are used for specifications-specifying subparameter values that may track the min and max operation conditions of the [Model]. Usually it is related to the Voltage Range settings.

Unless noted below, no subparameter requires the presence of any other subparameter.

Vinh, Vinl rules:

The threshold subparameter lines provide additional min and max column values, if needed. The typ column values are still required and would be expected to override the Vinh and Vinl subparameter values specified elsewhere. Note that the syntax rule that requires inserting Vinh

and Vinl under models remains unchanged even if the values are defined under the [Model Spec] keyword.

Vinh+, Vinh-, Vinl+, Vinl- rules:

The four hysteresis subparameters (used for Schmitt trigger inputs for defining two thresholds for the rising edges and two thresholds for falling edges) must all be defined before independent input thresholds for rising and falling edges of the hysteresis threshold rules become effective. Otherwise the standard threshold subparameters remain in effect. The hysteresis thresholds shall be at the Vinh+ and Vinh- values for a low-to-high transition, and at the Vinl+ and Vinl- values for a high-to-low transition. See [Figure 400](#)~~Figure 4~~~~Figure 3~~.




Figure 4 – Receiver Voltage with Hysteresis Thresholds

~~Receiver Voltage with Hysteresis Thresholds~~

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

Formatted: Indent: Left: 0"

S_overshoot_high, S_overshoot_low rules:

The static overshoot subparameters provide the DC voltage values ~~for beyond~~ which the model is no longer guaranteed to function correctly. Often these voltages are given as absolute maximum ratings. However, if any lower *_overshoot_high or higher *_overshoot_low limit for functional specification compliance exists, that limit should be used.

D_overshoot_high, D_overshoot_low, D_overshoot_time rules:

The dynamic overshoot values provide a time window during which the overshoot may exceed the static overshoot limits but be below the dynamic overshoot limits and still guarantee functional specification compliance. D_overshoot_time is required for dynamic overshoot testing. In addition, if D_overshoot_high is specified, then S_overshoot_high is necessary for testing beyond the static limit. Similarly, if D_overshoot_low is specified, then

IBIS Version ~~6.4~~7.0

S_overshoot_low is necessary for testing beyond the static limit. See [Figure 500](#)~~Figure 5~~[Figure 4](#).




Figure 5 – Receiver Voltage with Static and Dynamic Overshoot Limits—Receiver Voltage with Static and Dynamic Overshoot Limits

—Receiver Voltage with Static and Dynamic Overshoot Limits

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

$D_{overshoot_area_h}$, $D_{overshoot_area_l}$, $D_{overshoot_ampl_h}$, $D_{overshoot_ampl_l}$ rules:

The dynamic overshoot area values define a maximum V-s area that an overshooting signal must not exceed. The high area is calculated from the point that a signal overshoots above the voltage defined by the [Power Clamp Reference] keyword until the point that the signal crosses back through this same voltage. Note that the area is defined as the complete area-under-the-curve as bounded by the limits defined above and not a “triangular” area, as shown in [Figure 600](#)[Figure 6](#)[Figure 5](#). If [Power Clamp Reference] is not defined, then this crossing voltage is assumed to be defined by the [Voltage Range] keyword. The low area is calculated from the point that a signal overshoots below the voltage defined by the [GND Clamp Reference] keyword until the point that the signal crosses back through this same voltage. If [GND Clamp Reference] is not defined, then this crossing voltage is assumed to be 0.0 V. If $D_{overshoot_area_h}$ is specified, then $D_{overshoot_ampl_h}$ must also be specified. $D_{overshoot_ampl_h}$ provides a maximum amplitude allowed for the overshoot area and is measured as voltage above the [Power Clamp Reference] voltage. Similarly, if $D_{overshoot_area_l}$ is specified, then $D_{overshoot_ampl_l}$ must also be specified. $D_{overshoot_ampl_l}$ is measured as voltage below the [GND Clamp Reference] voltage. Both amplitude parameters should be listed as absolute (non-negative) values. Also, if

$D_overshoot_area_h$, $D_overshoot_area_l$, $D_overshoot_ampl_h$, and $D_overshoot_ampl_l$ are specified, then the other static and dynamic overshoot parameters are optional.




Figure 6 – Receiver Voltage with Dynamic Area Overshoot Limits
– Receiver Voltage with Dynamic Area Overshoot Limits

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

Pulse_high, Pulse_low, Pulse_time rules:

The pulse immunity values provide a time window during which a rising pulse may exceed the nearest threshold value but ~~be below~~not exceed the pulse voltage value and still not cause the input to switch. Pulse_time is required for pulse immunity testing. A rising response is tested only if Pulse_high is specified. Similarly, a falling response is tested only if Pulse_low is specified. The rising response may exceed the Vinl value, but remain below the Pulse_high value.

Similarly, the falling response may drop below the Vinh value, but remain above the Pulse_low value. In either case the input is regarded as immune to switching if the responses are within these extended windows. If the hysteresis thresholds are defined, then the rising response shall use Vinh- as the reference voltage, and the falling response shall use Vinl+ as the reference voltage. See [Figure 7](#)~~Figure 7~~Figure 6.




Figure 7 – Receiver Voltage with Pulse Immunity Thresholds
–Receiver Voltage with Pulse Immunity Thresholds

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

Vmeas, Vref, Cref, Rref rules:

The Vmeas, Vref, Cref and Rref values under the [Model Spec] keyword override their respective values entered elsewhere. Note that a Vmeas, Vref, Cref or Rref subparameters may not be used if its edge-edge-specific version (*_rising or *_falling) is used.

Cref_rising, Cref_falling, Rref_rising, Rref_falling, Vref_rising, Vref_falling, Vmeas_rising, Vmeas_falling rules:

Use these subparameters when specifying separate timing test loads and voltages for rising and falling edges. If one “rising” or “falling” subparameter is used, then the corresponding “rising” or “falling” subparameter must be present. The values listed in these subparameters override any corresponding Cref, Vref, Rref or Vmeas values entered elsewhere.

Rref_diff, Cref_diff rules:

The Rref_diff and Cref_diff values under the [Model Spec] keyword override their respective values entered elsewhere. These subparameters are used only when the model is referenced by the [Diff Pin] keyword. These follow the same rules as the corresponding subparameters documented under the [Model] keyword. See Section 6.3 for more discussion on true and single-ended differential operation.

Weak_R, Weak_I, and Weak_V rules:

If an I/O circuit uses a simple weak tie-up or tie-down device (resistor or transistor) between the chip I/O pad and a power supply, Weak_R stores-defines the resistance of this device and Weak_V stores-defines the voltage of the power supply to which the device is connected. A Weak_I stores-defines the approximate current into the device and Weak_V stores-defines the

voltage of the power supply. They apply to both static and configurable tie-up and tie-down devices.

The Weak_R, Weak_I, and Weak_V subparameters are optional and separate from the current-voltage table keywords, e.g., [Pullup], [GND Clamp], etc. They do not affect how the current-voltage tables are extracted.

(Weak_R and Weak_V) or (Weak_I and Weak_V) must always be used as a pair. Weak_R and Weak_I must not be used together.

The current flow convention for Weak_I is similar to that of [GND Clamp] and [+POWER Clamp] tables. A positive sign documents a weak tie-down current. A negative sign documents a weak tie-up current.

Examples:

```
[Model Spec]
| Subparameter          typ          min          max
|
| Thresholds
|
Vinh                    3.5           3.15         3.85         | 70% of Vcc
Vinl                    1.5           1.35         1.65         | 30% of Vcc
|
| Vinh                  3.835         3.335         4.335         | Offset from Vcc
| Vinl                  3.525         3.025         4.025         | for PECL
|
| Hysteresis
|
Vinh+                   2.0           NA            NA            | Overrides the
Vinh-                   1.6           NA            NA            | thresholds
Vinl+                   1.1           NA            NA
Vinl-                   0.6           NA            NA            | All 4 are required
|
| Overshoot
|
S_overshoot_high        5.5           5.0           6.0           | Static overshoot
S_overshoot_low         -0.5          NA            NA
D_overshoot_high        6.0           5.5           6.5           | Dynamic overshoot
D_overshoot_low         -1.0          -1.0          -1.0          | requires
| D_overshoot_time
D_overshoot_time        20n           20n           20n           | & static overshoot
|
| Overshoot defined by area in V-s (Values from DDR2 specification)
|
D_overshoot_ampl_h      0.9           NA            NA            | Dynamic overshoot
D_overshoot_ampl_l      0.9           NA            NA            | requires area
D_overshoot_area_h      0.38n         NA            NA            | and amplitude
D_overshoot_area_l      0.38n         NA            NA            | parameters
|
| Pulse Immunity
|
Pulse_high              3V            NA            NA            | Pulse immunity
Pulse_low               0             NA            NA            | requires
Pulse_time              3n            NA            NA            | Pulse_time
|
```

```

| Timing Thresholds
|
Vmeas          3.68      3.18      4.68      | A 5 volt PECL
|                                     | example
|
| Timing test load voltage reference example
|
Vref           1.25      1.15      1.35      | An SSTL-2 example
|
| Rising and falling timing test load example (values from PCI-X
| specification)
|
Cref_falling   10p       10p       10p
Cref_rising    10p       10p       10p
Rref_rising    25        500       25        | typ value not specified
Rref_falling   25        500       25        | typ value not specified
Vref_rising    0         1.5       0
Vref_falling   3.3      1.5       3.6
Vmeas_rising   0.941    0.885     1.026    | vmeas = 0.285(vcc)
Vmeas_falling  2.0295   1.845     2.214    | vmeas = 0.615(vcc)
|
| Differential timing test load for true or single-ended differential model
|
Rref_diff      100       90        110
Cref_diff      5pF      NA         NA
|
| Weak tie-up examples:
|
Weak_R         -- 10k      NA         NA
Weak_V         -- 1.5V    NA         NA
|
Weak_I         -- -10u    NA         NA | negative sign for
Weak_V         -- 1.5V    NA         NA | tie-up current

```

Keyword: [Receiver Thresholds]

Required: No

Sub-Params: Vth, Vth_min, Vth_max, Vinh_ac, Vinh_dc, Vinl_ac, Vinl_dc, Threshold_sensitivity, Reference_supply, Vcross_low, Vcross_high, Vdiff_ac, Vdiff_dc, Tslew_ac, Tdiffslew_ac

Description: The [Receiver Thresholds] keyword defines both a set of receiver input thresholds as well as their sensitivity to variations in a reference supply. The subparameters are defined as follows:

Vth, Vth_min, and Vth_max are the ideal input threshold voltages at which the output of a digital logic receiver changes state. Vth is the nominal input threshold voltage under the voltage, temperature and process conditions that define “typ”. Vth_min is the minimum input threshold voltage at “typ” conditions while Vth_max is the maximum input threshold voltage at “typ” conditions.

Vinh_ac is the voltage that a low-to-high going input waveform must reach in order to guarantee that the receiver's output has changed state. In other words, ~~reaching-rising above~~ Vinh_ac is sufficient to guarantee a receiver state change. Vinh_ac is expressed as an offset from Vth.

Vinh_dc is the voltage that an input waveform must remain above (more positive than) in order to guarantee that a receiver output will NOT change state. Vinh_dc is expressed as an offset from Vth.

Vinl_ac is the voltage that a high-to-low going input waveform must reach in order to guarantee that the receiver's output has changed state. In other words, ~~reaching-falling below~~ Vinl_ac is sufficient to guarantee a receiver state change. Vinl_ac is expressed as an offset from Vth.

Vinl_dc is the voltage that an input waveform must remain below (more negative than) in order to guarantee that a receiver's output will NOT change state. Vinl_dc is expressed as an offset from Vth.

Threshold_sensitivity is a unit-less number that specifies how Vth varies with respect to the supply voltage defined by the Reference_supply subparameter. Threshold_sensitivity is defined as:

$$\text{Threshold_sensitivity} = \frac{\text{change in input threshold voltage}}{\text{change in referenced supply voltage}}$$

Threshold_sensitivity must be entered as a whole number or decimal, not as a fraction.

Reference_supply indicates which supply voltage Vth tracks; i.e., it indicates which supply voltage change causes a change in input threshold. The legal arguments to this subparameter are as follows:

Power_clamp_ref	The supply voltage defined by the [POWER Clamp Reference] keyword
Gnd_clamp_ref	The supply voltage defined by the [GND Clamp Reference] keyword
Pullup_ref	The supply voltage defined by the [Pullup reference] keyword
Pulldown_ref	The supply voltage defined by the [Pulldown reference] keyword
Ext_ref	The supply voltage defined by the [External Reference] keyword

Tslew_ac and Tdiffslew_ac measure the absolute difference in time between the point at which an input waveform crosses Vinl_ac and the point it crosses Vinh_ac. The purpose of this parameter is to document the maximum amount of time an input signal may take to transition between Vinh_ac and Vinl_ac and still allow the device to meet its input setup and hold specifications. Tslew_ac is the parameter used for single-ended receivers while Tdiffslew_ac must be used for receivers with differential inputs.

Vcross_low is the least positive voltage at which a differential receiver's input signals may cross while switching and still allow the receiver to meet its timing and functional specifications.

Vcross_low is specified with respect to 0 V.

Vcross_high is the most positive voltage at which a differential receiver's input signals may cross while switching and still allow the receiver to meet its timing and functional specifications.

Vcross_high is specified with respect to 0 V.

Vdiff_dc is the minimum voltage difference between the inputs of a differential receiver that guarantees the receiver will not change state.

Vdiff_ac is the minimum voltage difference between the inputs of a differential receiver that guarantees the receiver will change state.

Usage Rules: [Receiver Thresholds] must follow all subparameters under the [Model] keyword and precede all other keywords of a model except [Model Spec].

The [Receiver Thresholds] keyword is valid if the model type includes any reference to input or I/O. For single-ended receivers the Vinh_ac, Vinh_dc, Vinl_ac, Vinl_dc, Vth and Tslew_ac subparameters are required and override the Vinh, Vinl, Vinh+/- and Vinl+/- subparameters declared under the [Model] or [Model Spec] keywords. For single-ended receivers the Vth_min, Vth_max, Threshold_sensitivity and Reference_supply subparameters are optional. However, if the Threshold_sensitivity subparameter is present then the Reference_supply subparameter must also be present.

For differential receivers (i.e., the [Receiver Thresholds] keyword is part of a [Model] statement that describes a pin listed in the [Diff Pin] keyword), the Vcross_low, Vcross_high, Vdiff_ac, Vdiff_dc and Tdiffslew_ac subparameters are required. The rest of the subparameters are not applicable. The Vdiff_ac and Vdiff_dc values override the value of the vdiff subparameter specified by the [Diff Pin] keyword. Note that Vcross_low and Vcross_high are valid over the device's minimum and maximum operating conditions.

Subparameter Usage Rules:

Numerical arguments are separated from their associated subparameter by an equals sign (=); white space around the equals sign is optional. The argument to the Reference_supply subparameter is separated from the subparameter by white-space.

Vth at Minimum or Maximum Operating Conditions:

As described above, the Vth_min and Vth_max subparameters define the minimum and maximum input threshold values under typical operating conditions. There is no provision for directly specifying Vth under minimum or maximum operating conditions. Instead, these values are calculated using the following equation:

$$Vth(min/max) = Vth* + [(Threshold_sensitivity) X (change\ in\ supply\ voltage)]$$

where Vth* is either Vth, Vth_min or Vth_max as appropriate, and the supply voltage is the one indicated by the Reference_supply subparameter.

Examples:

A basic 3.3 V single-ended receiver using only the required subparameters:

```
[Receiver Thresholds]
Vth = 1.5V
Vinh_ac = +225mV
Vinh_dc = +100mV
Vinl_ac = -225mV
Vinl_dc = -100mV
Tslew_ac = 1.2ns
```

A single-ended receiver using an external threshold reference. In this case the input threshold is the external reference voltage, so Threshold_sensitivity equals 1.

```
[Receiver Thresholds]
Vth = 1.0V
Threshold_sensitivity = 1
Reference_supply Ext_ref
Vinh_ac = +200mV
Vinh_dc = +100mV
```

```
Vinl_ac = -200mV
Vinl_dc = -100mV
Tslew_ac = 400ps
```

A fully specified single-ended 3.3 V CMOS receiver:

```
[Receiver Thresholds]
Vth = 1.5V
Vth_min = 1.45V
Vth_max = 1.53V
Threshold_sensitivity = 0.45
Reference_supply Power_clamp_ref
Vinh_ac = +200mV
Vinh_dc = +100mV
Vinl_ac = -200mV
Vinl_dc = -100mV
Tslew_ac = 400ps
```

A differential receiver:

```
[Receiver Thresholds]
Vcross_low = 0.65V
Vcross_high = 0.90V
Vdiff_ac = +200mV
Vdiff_dc = +100mV
Tdiffslew_ac = 200ps
```

Keyword: **[Add Submodel]**

Required: No

Description: References a submodel to be added to an existing model.

Usage Rules: The [Add Submodel] keyword is invoked within a ~~[model-Model]~~ to add the functionality that is contained in the submodel or list of submodels in each line that follows. The first column contains the submodel name [argument for a \[Submodel\] keyword defined in the same .ibs file](#). The second column contains a submodel mode under which the submodel is used.

If the top-level model type is one of the I/O or 3-state models, the submodel mode may be Driving, Non-Driving, or All. For example, if the submodel mode is Non-Driving, then the submodel is used only in the high-Z state of a 3-state model. Set the submodel mode to All if the submodel is to be used for all modes of operation.

The submodel mode cannot conflict with the top-level model type. For example, if the top-level model type is an Open or Output type, the submodel mode cannot be set to Non-Driving. Similarly, if the top-level model type is Input, the submodel mode cannot be set to Driving.

The submodel mode can be set to All to cover all permitted modes for any top-level model type including, for example, Input, Output, and I/O.

The [Add Submodel] keyword is not defined for Series or Series_switch model types.

Refer to the Add Submodel description in Section 6.2 of this document for the descriptions of available submodels.

Example:

[Add Submodel]	Submodel_name	Mode	
Bus_Hold_1		Non-Driving	Adds the electrical characteristics of [Submodel] Bus_Hold_1 for receiver or high-Z mode only.
Dynamic_clamp_1		All	Adds the Dynamic_clamp_1 model for all modes of operation.

Keyword: [Driver Schedule]

Required: No

Description: Describes the relative model switching sequence for referenced models to produce a multi-staged driver.

Usage Rules: The [Driver Schedule] keyword establishes a hierarchical order between models and should be placed under the [Model] which acts as the top-level model. The scheduled models are then referenced from the top-level model by the [Driver Schedule] keyword.

When a multi-staged buffer is modeled using the [Driver Schedule] keyword, all of its stages (including the first stage, or normal driver) ~~have to beare~~ modeled as scheduled models by references to [Model] keywords, each activated according to a stated schedule.

If there is support for this feature in a EDA tool, the [Driver Schedule] keyword will cause it to use the [Pulldown], [Pulldown Reference], [Pullup], [Pullup Reference], [Voltage Range], [Ramp], [Rising Waveform] and [Falling Waveform] keywords from the scheduled models instead of the top-level model, according to the timing relationships described in the [Driver Schedule] keyword. Consequently, the keywords in the above list will be ignored in the top-level model. All of the remaining keywords not shown in the above list, and all of the subparameters will be used from the top-level model and should be ignored in the scheduled model(s).

However, both the top-level and the scheduled model(s) have to be complete models, i.e., all of the required keywords must be present and follow the syntactical rules.

For backwards compatibility reasons and for EDA tools which do not support multi-staged switching, the keywords in the above list can be used in the top-level [Model] to describe the overall characteristics of the buffer as if it was a composite model. It is not guaranteed, however, that such a top-level model will yield the same simulation results as a full multi-stage model. It is recommended that a "golden waveform" for the device consisting of a [Rising Waveform] table and a [Falling Waveform] table be supplied in the top-level model to serve as a reference for validation.

Even though some of the keywords are ignored in the scheduled model, it may still make sense in some cases to supply correct data with them. One such situation would arise when a [Model] is used both as a regular top-level model as well as a scheduled model.

The [Driver Schedule] table consists of five columns. The first column contains the model names of other models that exist in the .ibs file. The remaining four columns describe delays: Rise_on_dly, Rise_off_dly, Fall_on_dly, and Fall_off_dly. The $t = 0$ time of each delay is the event when the EDA tool's internal pulse initiates a rising or falling transition. All specified delay values must be equal to or greater than 0. There are only five valid combinations in which these delay values can be defined:

- 1) Rise_on_dly with Fall_on_dly
- 2) Rise_off_dly with Fall_off_dly
- 3) Rise_on_dly with Rise_off_dly
- 4) Fall_on_dly with Fall_off_dly
- 5) All four delays defined

~~Note:~~ Be careful about correct sequencing.

Formatted: Indent: Left: 0"

The four delay parameters have the meaning as described below. (Note that this description applies to buffer types which have both pullup and pulldown structures. For those buffer types which have only a pullup or pulldown structure, the description for the missing structure can be omitted.)

Rise_on_dly is the amount of time that elapses from the internal EDA tool pulse initiating a RISING edge to the $t = 0$ time of the waveform or ramp that turns the I-V table of the PULLUP device ON, and the $t = 0$ time of the waveform or ramp that turns the I-V table of the PULLDOWN device OFF (if they were not already turned ON and OFF, respectively, by another event).

Rise_off_dly is the amount of time that elapses from the internal EDA tool pulse initiating a RISING edge to the $t = 0$ time of the waveform or ramp that turns the I-V table of the PULLUP device OFF, and the $t = 0$ time of the waveform or ramp that turns the I-V table of the PULLDOWN device ON (if they were not already turned ON and OFF, respectively, by another event).

Fall_on_dly is the amount of time that elapses from the internal EDA tool pulse initiating a FALLING edge to the $t = 0$ time of the waveform or ramp that turns the I-V table of the PULLDOWN device ON, and the $t = 0$ time of the waveform or ramp that turns the I-V table of the PULLUP device OFF (if they were not already turned ON and OFF, respectively, by another event).

Fall_off_dly is the amount of time that elapses from the internal EDA tool pulse initiating a FALLING edge to the $t = 0$ time of the waveform or ramp that turns the I-V table of the PULLDOWN device OFF, and the $t = 0$ time of the waveform or ramp that turns the I-V table of the PULLUP device ON (if they were not already turned ON and OFF, respectively, by another event).

In the above four paragraphs, the word “event” refers to the moment in time when the delay is triggered by the stimulus. This stimulus is provided to the top-level model by the simulation tool. The expiration of delays cannot generate events.

Note that some timing combinations may only be possible if the two halves of a complementary buffer are modeled separately as two open_* models.

No [Driver Schedule] table may reference a model which itself has within it a [Driver Schedule] keyword.

Use “NA” when no delay value is applicable. For each scheduled model the transition sequence must be complete, i.e., the scheduled model must return to its initial state.

Only certain numerical entry combinations are permitted to define a complete transition sequence. [Table 3](#)[Table 3](#)[Table 3](#)[Table 2](#) gives the initial scheduled model states for each permitted set of numerical entries. The numerical delay entries, r, r1, and r2 are relative to the internal EDA tool pulse rising edge, and f, f1, and f2 are the numerical delay entries relative to internal EDA tool pulse falling edge. For the cases where two delays are given relative to the same edge, the r2 entry is larger than the r1 entry, and the f2 entry is larger than the f1 entry. For cases below, the

interchanging of such values corresponds to opposite direction switching. Once the scheduled model is set to its initial state, the switching is controlled by the internal EDA tool pulse and delays relative to it.

In [Table 2](#), the scheduled model initial states depend on the initial state of the [Model]. This top-level [Model] state (“Low” or “High”) is a function of the stimulus pulse (or simulation control method) and the [Model] Polarity subparameter. For example, if a [Model] Polarity is Inverting and its stimulus pulse starts high, the [Model] initial state is “Low” and all scheduled model initial states follow the settings under the “Low” column. Two possible four-data ordering combinations are omitted because their initial states are ambiguous. Special rules to select the initial states would produce sequencing equivalent to the two-data combinations shown in the first two lines of the table.

Table 2 – Scheduled Model Initial State

Table Numerical Delay Entries				[Model] Initial State	
Rise_on	Rise_off	Fall_on	Fall_off	Low	High
r	NA	f	NA	Low	High
NA	r	NA	f	High	Low
r1	r2	NA	NA	Low	Low
r2	r1	NA	NA	High	High
NA	NA	f1	f2	High	High
NA	NA	f2	f1	Low	Low
r1	r2	f2	f1	Low	Low
r2	r1	f1	f2	High	High

Formatted Table

The delay numbers r, r1, r2, and f, f1, f2 plus the associated model transitions should fit within the corresponding pulse width durations. Smaller pulse width stimuli may change the switching sequencing and ~~is not supported~~ may not support completion of the full driver sequence.

Other Notes: The added models typically consist of Open_sink (Open_drain) or Open_source models to provide sequentially increased drive strengths. The added drive may be removed within the same transition for a momentary boost or during the opposite transition.

The syntax also allows for reducing the drive strength.

Note that the Rise_on_dly, Rise_off_dly, Fall_on_dly, Fall_off_dly parameters are single value parameters, so typical, minimum and maximum conditions cannot be described with them directly. In order to account for those effects, one can refer to the fastest waveform table with the delay number and then insert an appropriate amount of horizontal lead in section ~~ins of~~ those waveforms which need more delay.

Notice that the C_comp parameter of a multi-stage buffer is defined in the top-level model. The value of C_comp therefore includes the total capacitance of the entire buffer, including all of its stages. Since the rising and falling waveform measurements include the effects of C_comp, each

of these waveforms must be generated with the total C_comp present, even if the various stages of the buffer are characterized individually.

~~Note: In a future release, the [Driver Schedule] keyword may be replaced by a newer method of specification that is consistent with some other planned extensions. However, the [Driver Schedule] syntax will continue to be supported.~~

Example:

```
[Driver Schedule]
| Model_name      Rise_on_dly  Rise_off_dly  Fall_on_dly  Fall_off_dly
| MODEL_OUT       0.0ns        NA            0.0ns        NA
|
| Examples of added multi-staged transitions
| M_O_SOURCE1     0.5ns        NA            0.5ns        NA
|                 low (high-Z) to high      high to low (high-Z)
| M_O_SOURCE2     0.5n         1.5n         NA           NA
|                 low to high to low        low (high-Z)
| M_O_DRAIN1      1.0n         NA            1.5n         NA
|                 low to high (high-Z)      high (high-Z) to low
| M_O_DRAIN2      NA           NA            1.5n         2.0n
|                 high (high-Z)            high to low to high
```

Keyword: [Temperature Range]

Required: Yes, if other than the ~~preferred default~~ 0, 50, 100 degree Celsius range

Description: Defines the temperature range over which the model is to operate.

Usage Rules: List the actual die temperatures (not percentages) in the typ, min, max format. "NA" is allowed for min and max only.

Other Notes: The [Temperature Range] keyword also describes the temperature range over which the various I-V tables and ramp rates were derived. Refer to Section 9, "NOTES ON DATA DERIVATION METHOD" for rules on which temperature values to put in the "min" and "max" columns.

Example:

```
| variable          typ          min          max
| [Temperature Range] 27.0         -50          130.0
```

Keyword: [Voltage Range]

Required: Yes, if [Pullup Reference], [Pulldown Reference], [POWER Clamp Reference], and [GND Clamp Reference] are not present

Description: Defines the power supply voltage tolerance over which the model is intended to operate. It also specifies the default voltage rail to which the [Pullup] and [POWER Clamp] I-V ~~data is data are~~ referenced.

Usage Rules: Provide actual voltages (not percentages) in the typ, min, max format. "NA" is allowed for the min and max values only.

Other Notes: If the [Voltage Range] keyword is not present, then all four of the keywords described below must be present: [Pullup Reference], [Pulldown Reference], [POWER Clamp Reference], and [GND Clamp Reference]. If the [Voltage Range] keyword is present, the other keywords are optional and may or may not be used as required. It is legal (although redundant) for an optional keyword to specify the same voltage as specified by the [Voltage Range] keyword.

Example:

variable	typ	min	max
[Voltage Range]	5.0V	4.5V	5.5V

Keyword: [Pullup Reference]

Required: Yes, if the [Voltage Range] keyword is not present

Description: Defines a voltage rail other than that defined by the [Voltage Range] keyword as the reference voltage for the [Pullup] I-V data.

Usage Rules: Provide actual voltages (not percentages) in the typ, min, max format. “NA” is allowed for the min and max values only.

Other Notes: This keyword, if present, also defines the voltage range over which the typ, min, and max dV/dt_r values are derived.

Example:

variable	typ	min	max
[Pullup Reference]	5.0V	4.5V	5.5V

Keyword: [Pulldown Reference]

Required: Yes, if the [Voltage Range] keyword is not present

Description: Defines a power supply rail other than 0 V as the reference voltage for the [Pulldown] I-V data. If this keyword is not present, the voltage data points in the [Pulldown] I-V table are referenced to 0 V.

Usage Rules: Provide actual voltages (not percentages) in the typ, min, max format. “NA” is allowed for the min and max values only.

Other Notes: This keyword, if present, also defines the voltage range over which the typ, min, and max dV/dt_f values are derived.

Example:

variable	typ	min	max
[Pulldown Reference]	0V	0V	0V

Keyword: [POWER Clamp Reference]

Required: Yes, if the [Voltage Range] keyword is not present

Description: Defines a voltage rail other than that defined by the [Voltage Range] keyword as the reference voltage for the [POWER Clamp] I-V data.

Usage Rules: Provide actual voltages (not percentages) in the typ, min, max format. “NA” is allowed for the min and max values only.

Other Notes: Refer to the “Other Notes” section of the [GND Clamp Reference] keyword.

Example:

variable	typ	min	max
[POWER Clamp Reference]	5.0V	4.5V	5.5V

Keyword: [GND Clamp Reference]

Required: Yes, if the [Voltage Range] keyword is not present

Description: Defines a power supply rail other than 0 V as the reference voltage for the [GND Clamp] I-V data. If this keyword is not present, the voltage data points in the [GND Clamp] I-V table are referenced to 0 V.

Usage Rules: Provide actual voltages (not percentages) in the typ, min, max format. “NA” is allowed for the min and max values only.

Other Notes: Power Supplies: It is intended that standard TTL and CMOS models be specified using only the [Voltage Range] keyword. However, in cases where the output characteristics of a model depends on more than a single supply and ground, or a [Pullup], [Pulldown], [POWER Clamp], or [GND Clamp] table is referenced to something other than the default supplies, use the additional “reference” keywords.

Example:

variable	typ	min	max
[GND Clamp Reference]	0V	0V	0V

Keyword: [External Reference]

Required: Yes, if a receiver’s input threshold is determined by an external reference voltage

Description: Defines a voltage source that supplies the reference voltage used by a receiver for its input threshold reference.

Usage Rules: Provide actual voltages (not percentages) in the typ, min max format. “NA” is allowed for the min and max values only. Note that the numerically largest value should be placed in “max” column, while the numerically smallest value should be placed in the “min” column.

Example:

variable	typ	min	max
[External Reference]	1.00V	0.95V	1.05V

Keyword: [C Comp Corner]

Required: No

Description: Used to define C_comp values associated with the typ/min/max corner

Sub-Params: C_comp, C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, C_comp_gnd_clamp

Usage Rules: If [C Comp Corner] is present, its subparameters take precedence over any and all C_comp, C_comp_* subparameters of [Model]. The entries are values associated with each of the typ/min/max corners rather than entered by magnitude as with the other C_comp subparameters.

The C_comp subparameter under [C Comp Corner] is required only when C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, and C_comp_gnd_clamp are not present. If the C_comp subparameter is not present, at least one of the C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, or C_comp_gnd_clamp subparameters is required. It is not illegal to include the C_comp subparameter together with one or more of the remaining C_comp_* subparameters, but in that case the EDA tool will have to make a decision whether to use C_comp or the C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, and C_comp_gnd_clamp subparameters. Under no circumstances should the EDA tool use the value of C_comp simultaneously with the values of the other C_comp_* subparameters.

C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, and C_comp_gnd_clamp are intended to represent the parasitic capacitances of those structures whose I-V characteristics are described by the [Pullup], [Pulldown], [POWER Clamp] and [GND Clamp] I-V tables. For this reason, the EDA tool should generate a circuit netlist so that, if defined, each of the C_comp_* capacitors is connected in parallel with its corresponding I-V table(s), whether or not the I-V table(s) exist(s). That is, the C_comp_* capacitors are positioned between the signal pad and the nodes defined by the [Pullup Reference], [Pulldown Reference], [POWER Clamp Reference] and [GND Clamp Reference] keywords, or the [Voltage Range] keyword and GND.

The C_comp and C_comp_* subparameters define die capacitance. These values should not include the capacitance of the package. C_comp and C_comp_* are allowed to use "NA" for the min and max values only.

Other Notes: When C_comp values are obtained by extraction under the corner process, voltage, and temperature conditions, the C_comp* entries are often positioned with the maximum values under the min column and the minimum values under the max column. C_comp* entries under other keywords are entered into columns by numerical magnitude. The [C Comp Corner] entries override all other C_comp* entries under other keywords.

Example:

[C Comp Corner]	typ	min	max
variable	typ	min	max
C_comp	7.0pF	9.0pF	5.0pF
C_comp_pullup	3.0pF	3.5pF	2.5pF
C_comp_pulldown	2.0pF	2.5pF	1.5pF
C_comp_power_clamp	1.0pF	1.5pF	0.5pF
C_comp_gnd_clamp	1.0pF	1.5pF	0.5pF

| These four can be used instead of C_comp

Keywords: [TTgnd], [TTpower]

Required: No

Description: These keywords specify the transit time parameters used to estimate the transit time capacitances or develop transit time capacitance tables for the [GND Clamp] and [POWER Clamp] tables.

Usage Rules: For each of these keywords, the three columns hold the transit [time](#) values corresponding to the typical, minimum and maximum [GND Clamp] or [POWER Clamp] tables, respectively. The entries for TT(typ), TT(min), and TT(max) must be placed on a single line and must be separated by at least [one white space one whitespace character](#). All three columns are required under these keywords. However, [data is data are](#) required only in the typical column. If minimum and/or maximum values are not available, the reserved word “NA” must be used indicating the TT(typ) value by default.

Other Notes: The transit time capacitance is added to C_comp. It is in a SPICE reference model as $C_t = TT * d(I_d)/d(V_d)$ where $d(I_d)/d(V_d)$ defines the DC conductance at the incremental DC operating point of the diode, and TT is the transit time. This expression does not include any internal series resistance. Such a resistance is assumed to be negligible in practice. Assume that the internal diode current (Id) - voltage (Vd) relationship is $I_d = I_s * (\exp(q(V_d)/kT) - 1)$ where I_s is the saturation current, q is electron charge, k is Boltzmann’s constant, and T is temperature in degrees Kelvin. Then $d(I_d)/d(V_d)$ is approximately $(q/kT) * I_d$ when the diode is conducting, and zero otherwise. This yields the simplification $C_t = TT * (q/kT) * I_d$. The I_d is found from the [GND Clamp] and [POWER Clamp] operating points, and the corresponding TTgnd or TTpower is used to calculate the C_t value. If the [Temperature Range] keyword is not defined, then use the default “typ” temperature for all C_t calculations.

The effective TT parameter values are intended to APPROXIMATE the effects. They may be different from the values found in the SPICE diode equations. Refer to Section 9, "NOTES ON DATA DERIVATION METHOD" for extracting the effective values.

Example:

variable	TT (typ)	TT (min)	TT (max)
[TTgnd]	10n	12n	9n
[TTpower]	12n	NA	NA

Keywords: [Pulldown], [Pullup], [GND Clamp], [POWER Clamp]

Required: Yes, if they exist in the [model design](#)

Description: The data points under these keywords define the I-V tables of the pulldown and pullup structures of an output buffer and the I-V tables of the clamping diodes connected to the GND and the POWER pins, respectively. Currents are considered positive when their directions [is are](#) into the component.

Usage Rules: In each of these sections, the first column contains the voltage value, and the three remaining columns hold the typical, minimum, and maximum current values. The four entries, Voltage, I(typ), I(min), and I(max) must be placed on a single line and must be separated by at least [one white space one whitespace character](#).

All four columns are required under these keywords. However, [data is data are](#) only required in the typical column. If minimum and/or maximum current values are not available, the reserved word “NA” must be used. “NA” can be used for currents in the typical column, but numeric values

MUST be specified for the first and last voltage points on any I-V table. Each I-V table must have at least 2, but not more than 100, rows.

Other Notes: The I-V table of the [Pullup] and the [POWER Clamp] structures are “Vcc relative”, meaning that the voltage values are referenced to the Vcc pin. (Note that, under these keywords, all references to “Vcc” refer to the voltage rail defined by the [Voltage Range], [Pullup Reference], or [POWER Clamp Reference] keywords, as appropriate.) The voltages in the data tables are derived from the equation:

$$V_{table} = V_{cc} - V_{output}$$

Therefore, for a 5 V model, -5 V in the table actually means 5 V above Vcc, which is +10 V with respect to ground; and 10 V means 10 V below Vcc, which is -5 V with respect to ground. Vcc-relative ~~data is data are~~ necessary to model a pullup structure properly, since the output current of a pullup structure depends on the voltage between the output and Vcc pins and not the voltage between the output and ground pins. Note that the [GND Clamp] I-V table can include quiescent input currents, or the currents of a 3-stated output, if so desired.

When tabulating data for ECL models, the data in the [Pulldown] table is measured with the output in the “logic low” state. In other words, the data in the table represents the I-V characteristics of the output when the output is at the most negative of its two logic levels. Likewise, the data in the [Pullup] table is measured with the output in the “logic one” state and represents the I-V characteristics when the output is at the most positive logic level. Note that in BOTH of these cases, the ~~data is data are~~ referenced to the Vcc supply voltage, using the equation:

$$V_{table} = V_{cc} - V_{output}$$

Monotonicity Requirements:

To be monotonic, the I-V table data must meet any one of the following 8 criteria:

- 1- The CURRENT axis either increases or remains constant as the voltage axis is increased.
- 2- The CURRENT axis either increases or remains constant as the voltage axis is decreased.
- 3- The CURRENT axis either decreases or remains constant as the voltage axis is increased.
- 4- The CURRENT axis either decreases or remains constant as the voltage axis is decreased.
- 5- The VOLTAGE axis either increases or remains constant as the current axis is increased.
- 6- The VOLTAGE axis either increases or remains constant as the current axis is decreased.
- 7- The VOLTAGE axis either decreases or remains constant as the current axis is increased.
- 8- The VOLTAGE axis either decreases or remains constant as the current axis is decreased.

~~An IBIS syntax checking program shall test for non-monotonic data and provide a maximum of one warning per I-V table if non-monotonic data is data are found. For example:~~

~~“Warning: Line 300, Pulldown I-V table for model DC040403 is non-monotonic! Most EDA tools will filter this data to remove the non-monotonic data.”~~

~~It is also recognized that the dData may be monotonic if currents from both the output stage and the clamp diode are added together as most EDA tools do. To limit the complexity of the IBIS syntax checking programs, such programs will conduct monotonicity testing only on one I-V table at a time.~~

It is intended that, for monotonicity checks, the [POWER Clamp] and [GND Clamp] tables are summed together and then added to the appropriate [Pullup] or [Pulldown] table when a buffer is driving high or low, respectively.

From this assumption and the nature of 3-statable buffers, it follows that the data in the clamping table sections are handled as constantly present tables and the [Pullup] and [Pulldown] tables are used only when needed in the simulation.

The clamp tables of an Input or I/O buffer can be measured directly with a curve tracer, with the I/O buffer 3-stated. However, sweeping enabled buffers results in tables that are the sum of the clamping tables and the output structures. Based on the assumption outlined above, the [Pullup] and [Pulldown] tables of an IBIS model must represent the difference of the 3-stated and the enabled buffer's tables. (Note that the resulting difference table can demonstrate a non-monotonic shape.) This requirement enables the EDA tool to sum the tables, without the danger of double counting, and arrive at an accurate model in both the 3-stated and enabled conditions.

Since in the case of a non 3-statable buffer, this difference table cannot be generated through lab measurements (because the clamping tables cannot be measured alone), the [Pullup] and [Pulldown] tables of an IBIS model can contain the sum of the clamping characteristics and the output structure. In this case, the clamping tables must contain all zeroes, or the keywords must be omitted.

Example:

```
[Pulldown]
| Voltage   I (typ)   I (min)   I (max)
|
| -5.0V    -40.0m    -34.0m    -45.0m
| -4.0V    -39.0m    -33.0m    -43.0m
| .
| 0.0V     0.0m     0.0m     0.0m
| .
| 5.0V     40.0m    34.0m    45.0m
| 10.0V    45.0m    40.0m    49.0m
|
| Note: Vtable = Vcc - Voutput
[Pullup]
| Voltage   I (typ)   I (min)   I (max)
|
| -5.0V     32.0m    30.0m    35.0m
| -4.0V     31.0m    29.0m    33.0m
| .
| 0.0V      0.0m     0.0m     0.0m
| .
| 5.0V     -32.0m   -30.0m   -35.0m
| 10.0V    -38.0m   -35.0m   -40.0m
|
[GND Clamp]
| Voltage   I (typ)   I (min)   I (max)
|
| -5.0V    -3900.0m -3800.0m -4000.0m
| -0.7V    -80.0m   -75.0m   -85.0m
| -0.6V    -22.0m   -20.0m   -25.0m
| -0.5V     -2.4m    -2.0m    -2.9m
| -0.4V     0.0m     0.0m     0.0m
```

5.0V	0.0m	0.0m	0.0m
[POWER Clamp]			Note: Vtable = Vcc - Voutput
Voltage	I (typ)	I (min)	I (max)
-5.0V	4450.0m	NA	NA
-0.7V	95.0m	NA	NA
-0.6V	23.0m	NA	NA
-0.5V	2.4m	NA	NA
-0.4V	0.0m	NA	NA
0.0V	0.0m	NA	NA

Keywords: [ISSO PD], [ISSO PU]

Required: No

Description: The data points under the keyword [ISSO PD] define the effective current of the pulldown structure of a buffer as a function of the voltage on the pulldown reference node (the ground node), whereas the points under the keyword [ISSO PU] define the effective current of the pullup structure as a function of the voltage on the pullup reference node (the power node).

Usage Rules: The first column contains the voltage value at which the currents of the remaining three columns are obtained. The three remaining columns contain the typical, minimum, and maximum effective current values to be defined below of pullup/pulldown stage.

All four columns are required under this keyword. However, ~~data is data are~~ only required in the typical column. If minimum and/or maximum current values are not available, the reserved word "NA" must be used. "NA" can be used for currents in the typical column, but numeric values MUST be specified for the first and last voltage points in any table. Each table must have at least 2, but not more than 100, rows.

The [ISSO PD] table voltages are relative to the [Pulldown Reference] typ/min/max values (usually ground). The [ISSO PU] table voltages are relative to the [Pullup Reference] typ/min/max values (also usually the [Voltage Range] voltages). In the case of the [ISSO PU] table, the voltages follow the same $V_{table} = V_{cc} - V_{measured}$ convention as the [Pullup] table. Each of the tables are aligned with and span the typical $-V_{cc}$ to V_{cc} voltages.

If the [ISSO PD] and [ISSO PU] keywords are not present, the effect of power supply variations on the I-V tables is not explicitly defined by the model.

The effective current table for the Isso_pd current is extracted by the following process. The buffer is set to "logic zero." A Vtable voltage source is inserted between the [Pulldown Reference] node and the buffer as shown in [Figure 800Figure 8Figure 7](#). This Vtable voltage is swept from $-V_{cc}$ (typical) to $+V_{cc}$ (typical) and is relative to the [Pulldown Reference] typ/min/max values for the corresponding columns. The output is connected to the ~~GND-VCC~~ (typical) value as shown in [Figure 800Figure 8Figure 7](#).




Figure 8 – Low State (Logic Zero) Isso_pd Data Collection

~~Low State (Logic Zero) Isso_pd Data Collection~~

The effective current table for the Isso_pu current is extracted by the following process. The buffer is set to “logic one”. A Vtable voltage source is inserted between the [Pullup Reference] node and the buffer as shown below in Figure 9. This Vtable voltage is swept from -Vcc (typical) to +Vcc (typical) and is relative to the [Pullup Reference] typ/min/max values for the corresponding columns. The output is connected to the GND (typical) value as shown in Figure 9. ~~Figure 9~~ ~~Figure 8~~.

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt




Figure 9 – High State (Logic One) Isso_pu Data Collection

~~High State (Logic One) Isso_pu Data Collection~~

Formatted: Keep with next

Formatted: Figure caption, Left

For each of these extractions, the corresponding [GND Clamp] and [POWER Clamp] currents need to be removed. Normally these are negligible. However, if on-die terminators exist, the extra currents that are associated with them should be removed from the [ISSO PD] and [ISSO PU] tables. The process details are not discussed here, but need to be solved by the modeler. Such details may depend upon the contents of the [GND Clamp] and [POWER Clamp] tables and the [GND Clamp Reference] and [POWER Clamp Reference] ~~selections~~ values.

Currents are considered positive when their direction is into the component.

Other Notes: EDA tools can use such tables to calculate modulation coefficients to modulate the original pulldown and pullup currents when a voltage variation on the pullup and pulldown reference nodes is revealed during power and/or ground bounce, and/or SSO simulation events.

To describe the modulation coefficients, a reference algorithm to generate an output response producing $V_{out}(t)$ for a given load including clamp currents that requires an $I_{out}(t)$ is shown in terms of pullup table currents $I_{pu}(V_{cc}-V_{out}(t))$ and pulldown table currents $I_{pd}(V_{out}(t))$. See [Figure 1000Figure 10Figure 9](#).




Figure 10 – Reference Data Collection

~~–Reference Data Collection~~

Formatted: Keep with next

Formatted: Figure caption, Left

When the supplies are modulated during simulation, the modulation coefficients $K_{sso_pu}(V_{table_pu})$ and $K_{sso_pd}(V_{table_pd})$ modify the equations as shown in [Figure 11](#) ~~Figure 10~~.




Figure 11 – Reference Data Collection with Supply Modulation

~~–Reference Data Collection with Supply Modulation~~

Formatted: Keep with next

Formatted: Figure caption, Left

The Vtable_pd and Vtable_pu values may change at each time step. The Ksso_pd(Vtable_pd) and Ksso_pu(Vtable_pu) values are derived from the dynamic reference voltage variation and [ISSO PD] and [ISSO PU] table entries according to the equations below:

$$Ksso_pd(Vtable_pd) = Isso_pd(Vtable_pd)/Isso_pd(0)$$

$$Ksso_pu(Vtable_pu) = Isso_pu(Vtable_pu)/Isso_pu(0)$$

Note that the extraction setup equates the currents for each column at Vtable = 0 lines to the corresponding pulldown and pullup table currents:

$$Isso_pd(0) = Ipd(Vcc)$$

$$Isso_pu(0) = Ipu(Vcc)$$

where Vcc refers to the typ/min/max values used for the corresponding typ/min/max columns. For example, for a typ/min/max [Voltage Range] of 5.0V, 4.5V and 5.5V, and with the negative reference set to GND, the Isso_pu(0) and Isso_pd(0) values for typ/min/max should be equal to the column values as shown in [Table 3](#).

Table 3 – Example of Setting Isso_pu and Isso_pd Values

	Typ	min	Max
Isso_pd(0)	Ipd(5.0)	Ipd(4.5)	Ipd(5.5)
Isso_pu(0)	Ipu(5.0)	Ipu(4.5)	Ipu(5.5)

Formatted Table

With no modulation, Ksso_pd(0) = 1 and Ksso_pu(0) = 1. However, if during simulation of the typical corner the Vcc voltage drops from 5.0 to 4.7, then Vtable_pu = 5.0 - 4.7 = 0.3, and Ksso_pu(0.3) is calculated. If at the same time the ground reference voltage at the buffer increases to 0.2 V, then Ksso_pd(0.2) is calculated. These two modulation factors are used in the reference model calculations to account for gate modulation effects associated with both output transistors.

These modulation factors are updated at each time step.

Note that the [ISSO PD] and [ISSO PU] keywords are designed for CMOS technology and may not be appropriate for bipolar or ECL technologies. A single [ISSO PU] or [ISSO PD] keyword table is appropriate for open technologies such as Open_drain, Open_source, Open_sink, etc.

As a minor source of error, actual modulation effects may lag slightly from simulated modulation effects due to internal delays within the physical device.

Example:

```
| Assume [Voltage Range] is 1.8V (typ), 1.7V (min) and 1.95V (max).
|
| The table voltage entries are relative to the typ/min/max of the
| corresponding reference voltage for each table.
```

```

[ISSO_PD] | Relative to the [Pulldown Reference] voltage
|
| Voltage  I (typ)    I (min)    I (max)
|
| -1.8V   10.0m     7.0m      13.0m
| .
| .
| -0.5V   24.0m     18.0m     31.0m
| -0.2V   27.0m     20.0m     37.0m
| 0.0V    25.0m     19.0m     34.0m
| 0.2V    18.0m     13.0m     26.0m
| 0.5V    10.0m     7.0m      16.0m
| 0.7V    5.0m      3.0m      9.0m
| 1.0V    1.0m      0.7m      3.0m
| .
| .
| 1.8V    0.0m      0.0m      0.0m
|
[ISSO_PU] | Relative to the [Pullup Reference] voltage)
|
| Voltage  I (typ)    I (min)    I (max)
|
| -1.8V   -10.0m    -9.0m     -14.0m
| .
| .
| -0.6V   -28.0m    -19.0m    -40.0m
| -0.4V   -31.0m    -22.0m    -43.0m
| -0.2V   -29.0m    -21.0m    -40.0m
| 0.0V    -27.0m    -19.0m    -38.0m
| 0.2V    -21.0m    -14.0m    -31.0m
| 0.4V    -14.0m    -9.0m     -22.0m
| .
| .
| 1.8V    0.0m      0.0m      0.0m

```

Keywords: [Rgnd], [Rpower], [Rac], [Cac]


Required: Yes, if they exist in the ~~model~~design

Description: The data for these keywords define the resistance values of Rgnd and Rpower connected to GND and the POWER pins, respectively, and the resistance and capacitance values for an AC terminator. See ~~Figure 1200~~Figure 12Figure 11.

Usage Rules: For each of these keywords, the three columns hold the typical, minimum, and maximum resistance values. The three entries for R(typ), R(min), and R(max), or the three entries for C(typ), C(min), and C(max), must be placed on a single line and must be separated by at least ~~one white space~~one whitespace character. All three columns are required under these keywords. However, ~~data is~~data are only required in the typical column. If minimum and/or maximum values are not available, the reserved word "NA" must be used indicating the R(typ) or C(typ) value by default. Note that only one instance of any one of these keywords is permitted within any single [Model]. For example, [Rgnd] may not be used twice under the same [Model] description.

Other Notes: [Rpower] is connected to "Vcc" and [Rgnd] is connected to "GND". However, [GND Clamp Reference] voltages, if defined, apply to [Rgnd]. [POWER Clamp Reference]

voltages, if defined, apply to [Rpower]. Either or both [Rgnd] and [Rpower] may be defined and may coexist with [GND Clamp] and [POWER Clamp] tables. If the terminator consists of a series R and C (often referred to as either an AC or RC terminator), then both [Rac] and [Cac] are required. When [Rgnd], [Rpower], or [Rac] and [Cac] are specified, the Model_type must be Terminator.



* Note: More advanced package parameters are available within this standard, including more detailed power and ground net descriptions.

Figure 12 – [Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data

~~–[Rgnd], [Rpower], [Rac], [Cac] in Relation to Package and Buffer Data~~

Formatted: Keep with next

Formatted: Figure caption, Left

Example:

variable	R(typ)	R(min)	R(max)	
[Rgnd]	330ohm	300ohm	360ohm	Parallel Terminator
[Rpower]	220ohm	200ohm	NA	
[Rac]	30ohm	NA	NA	
variable	C(typ)	C(min)	C(max)	AC terminator
[Cac]	50pF	NA	NA	

Keywords: [On], [Off]

Required: Yes, both [On] and [Off] for Series_switch Model_types only.

Description: The “On” state electrical models are positioned under [On]. The “Off” state electrical models are positioned under [Off].

Usage Rules: These keywords are only valid for Series_switch Model_types. Only keywords associated with Series_switch electrical models are permitted under [On] or [Off]. The Series electrical models describe the path for one state only and do not use the [On] and [Off] keywords.

In Series_switch models, [On] or [Off] must be positioned before any of the [R Series], [L Series], [RI Series], [C Series], [Lc Series], [Rc Series], [Series Current], and [Series MOSFET] keywords. There is no provision for any of these keywords to be defined once, but to apply to both states.

Example:

```
[On]
| ... On state keywords such as [R Series], [Series Current], [Series MOSFET]
[Off]
| ... Off state keywords such as [R Series], [Series Current]
```

Keywords: [R Series], [L Series], [RI Series], [C Series], [Lc Series], [Rc Series]

Required: Yes, if they exist in the [model design](#)

Description: The data for these keywords allow the definition of Series or Series_switch R, L or C paths.

Usage Rules: For each of these keywords, the three columns hold the typical, minimum, and maximum resistance values. The three entries must be placed on a single line and must be separated by at least ~~one white space~~[one whitespace character](#). All three columns are required ~~under for~~ these keywords. However, ~~data is data are~~ only required in the typical column. If minimum and/or maximum values are not available, the reserved word “NA” must be used.

Note that only one instance of any one of these keywords is permitted within any single [On] or [Off] keyword for [Model]s of type Series_switch. For example, [L Series] may not be used twice under the same [Off] description. Similarly, only one instance of any one of these keywords is permitted within any single [Model] of type Series.

Other Notes: This series RLC model is defined to allow IBIS to model simple passive models and/or parasitics.

These keywords are valid only for Series or Series_switch Model_types.

The electrical circuit model for these keywords is shown in Figure 1300~~Figure 13~~~~Figure 12~~.




Figure 13131313131343 – Series Element Associations

–Series Element Associations

[Rl Series] shall be defined only if [L Series] exists. [Rl Series] is 0 ohms if it is not defined in the path.

[Rc Series] and [Lc Series] shall be defined only if [C Series] exists. [Rc Series] is 0 ohms if it is not defined in the path. [Lc Series] is 0 henries if it is not defined in the path.

C_comp values are ignored for series models.

Example:

variable	R (typ)	R (min)	R (max)	
[R Series]	8ohm	6ohm	12ohm	
variable	L (typ)	L (min)	L (max)	
[L Series]	5nH	NA	NA	
variable	R (typ)	R (min)	R (max)	
[Rl Series]	4ohm	NA	NA	
variable	C (typ)	C (min)	C (max)	The other elements
[C Series]	50pF	NA	NA	are 0 impedance

Keyword: [Series Current]

Required: Yes, if they exist in the model design

Description: The data points under this keyword define ~~the~~ I-V tables, for with voltages measured at Pin 1 with respect to Pin 2. Currents are considered positive if they flow into Pin 1. Pins 1 and 2 are listed under the [Series Pin Mapping] keyword under columns [Series Pin Mapping] and pin_2, respectively.

Usage Rules: The first column contains the voltage value, and the remaining columns hold the typical, minimum, and maximum current values. The four entries, Voltage, I(typ), I(min), and I(max) must be placed on a single line and must be separated by at least one white space one whitespace character.


Formatted: Keep with next

Formatted: Figure caption, Left

All four columns are required under these keywords. However, ~~data is data are~~ only required in the typical column. If minimum and/or maximum current values are not available, the reserved word “NA” must be used. “NA” can be used for currents in the typical column, but numeric values MUST be specified for the first and last voltage points on any I-V table. Each I-V table must have at least 2, but not more than 100 rows.

Other Notes: There is no monotonicity requirement. However, the model supplier should realize that it may not be possible to derive a behavioral model from non-monotonic data. This keyword is valid only for Series or Series_switch Model_types.

The model is shown in ~~Figure 1400Figure 14Figure 13.~~



Formatted: Keep with next

~~Figure 14141414141454 – [Series Current] Voltage Priority and Current Direction~~
~~–[Series Current] Voltage Polarity and Current Direction~~

Formatted: Figure caption, Left

C_comp values are ignored for [Series Current] models.

Example:

```
[Series Current]
| Voltage  I (typ)  I (min)  I (max)
| -5.0V   -3900.0m -3800.0m -4000.0m
| -0.7V   -80.0m   -75.0m   -85.0m
| -0.6V   -22.0m   -20.0m   -25.0m
| -0.5V   -2.4m    -2.0m    -2.9m
| -0.4V   0.0m     0.0m     0.0m
| 5.0V    0.0m     0.0m     0.0m
```

Keyword: [Series MOSFET]

Required: Yes, for series MOSFET switches

Description: The data points under this keyword define the I-V tables for voltages measured at Pin 2 for a given Vds setting. Currents are considered positive if they flow into Pin 1. Pins 1 and 2 are listed under the [Series Pin Mapping] keyword under [Series Pin Mapping] and pin_2 columns, respectively. See ~~Figure 1500Figure 15Figure 14.~~

Sub-Params: Vds

Formatted: Font: Italic

Usage Rules: The first column contains the voltage value, and the three remaining columns hold the typical, minimum, and maximum current values. The four entries, Voltage, I(typ), I(min), and

I(max) must be placed on a single line and must be separated by at least one white space one whitespace character.

All four columns are required under this keyword. However, data is data are only required in the typical column. If minimum and/or maximum current values are not available, the reserved word “NA” must be used. “NA” can be used for currents in the typical column, but numeric values MUST be specified for the first and last voltage points on any I-V table. Each I-V table must have at least 2, but not more than 100 rows.

Other Notes: There is no monotonicity requirement. However, the model supplier should realize that it may not be possible to derive a behavioral model from non-monotonic data.




Figure 151515151565553 – [Series MOSFET] Voltage Polarities and Current Direction

~~–[Series MOSFET] Voltage Polarities and Current Direction~~

Either of the FETs could be removed (or have zero current contribution). Thus, this model covers all four conditions: off, single NMOS, single PMOS, and parallel NMOS/PMOS.

$$\begin{aligned} \text{Voltage} &= \text{Table Voltage} = V_{\text{table}} = V_{\text{cc}} - V_{\text{s}} \\ I_{\text{ds}} &= \text{Table Current for a given } V_{\text{cc}} \text{ and } V_{\text{ds}} \end{aligned}$$

Internal logic that is generally referenced to the power rail is used to set the NMOS MOSFET switch to its “On” state. Internal logic, likewise referenced to ground, is used to set the PMOS device to its “On” state if the PMOS device is present. Thus, the [Voltage Range] settings provide the assumed gate voltages. If the [POWER Clamp Reference] exists, it overrides the [Voltage Range] value. The table voltage entries are actually Vgs values of the NMOS device and Vcc - Vgs values of the PMOS device, if present. The polarity conventions are identical to with those used for other tables that are referenced to power rails. Thus, the voltage column can be viewed as a table defining the source voltages Vs points according to the convention: Vtable = Vcc - Vs. This convention remains even without the NMOS device.

If the switch is used in an application such as interfacing between 3.3 V and 5.0 V logic, the Vcc may be biased at a voltage (such as 4.3 V) that is different from a the power rail voltage (such as

Formatted: Keep with next

Formatted: Figure caption, Left

5.0 V) used to create the model. Just readjust the [Voltage Range] entries (or [POWER Clamp Reference] entries).

One fundamental assumption in the MOSFET switch model is that it operates in a symmetrical manner. The tables and expressions are given assuming that $V_d \geq V_s$. If $V_d < V_s$, then apply the same relationships under the assumption that the source and drain nodes are interchanged. A consequence of this assumption is that the V_{ds} subparameter is constrained to values $V_{ds} > 0$. It is assumed that with $V_{ds} = 0$ the currents will be 0 mA. A further consequence of this assumption ~~that would be embedded in the analysis process~~ is that the voltage table is based on the side of the model with the lowest voltage (and that side is defined as the source). Thus, the analysis must allow current to flow in both directions, as would occur due to reflections when the switch is connected in series with an unterminated transmission line.

The model ~~data is data are~~ used to create an On state relationship between the actual drain to source current, i_{ds} , and the actual drain to source voltage, v_{ds} :

$$i_{ds} = f(v_{ds}).$$

This functional relationship depends on the actual source voltage V_s and can be expressed in terms of the corresponding table currents associated with V_s (and expressed as a function of V_{table}).

If only one [Series MOSFET] table is supplied (as a first order approximation), the functional relationship is assumed to be linearly related to the table drain to source current, I_{ds} , for the given V_{ds} subparameter value and located at the existing gate to source voltage value V_{table} . This table current is denoted as $I_{ds}(V_{table}, V_{ds})$. The functional relationship becomes:

$$i_{ds} = I_{ds}(V_{table}, V_{ds}) * v_{ds}/V_{ds}.$$

More than one [Series MOSFET] table under a [Model] keyword is permitted. However, the usage of this ~~data is data is~~ EDA tool-dependent. Each table must begin with the [Series MOSFET] keyword and V_{ds} subparameter. Each successive [Series MOSFET] table must have a different subparameter value for V_{ds} . The number of tables for any specific [Model] must not exceed 100.

C_{comp} values are ignored for [Series MOSFET] models.

Examples:

```
| An NMOS Example
|
[On]

[Series MOSFET]
Vds = 1.0
| Voltage    I (typ)    I (min)    I (max)
| 5.0V      257.9m    153.3m    399.5m
| 4.0V      203.0m    119.4m    317.3m
| 3.0V      129.8m    74.7m     205.6m
| 2.0V      31.2m     16.6m     51.0m
| 1.0V      52.7p     46.7p     56.7p
| 0.0V      0.0p      0.0p      0.0p
|
| A PMOS/NMOS Example
|
```

| Defines the I_{ds} current as a function of V_{table} , for $V_{ds} = 1.0$

```

[On]
[Series MOSFET]
Vds = 0.5
| Voltage  _ I (typ)      I (min)      -I (max)
|-----|-----|-----|-----|
| 0.0      48.6ma      NA           NA
| 0.1      47.7ma      NA           NA
| 0.2      46.5ma      NA           NA
| 0.3      46.1ma      NA           NA
| 0.4      45.3ma      NA           NA
| 0.5      44.4ma      NA           NA
| 0.6      42.9ma      NA           NA
| 0.7      42.3ma      NA           NA
| 0.8      41.2ma      NA           NA
| 0.9      39.7ma      NA           NA
| 1.0      38.6ma      NA           NA
| 1.1      38.1ma      NA           NA
| 1.2      38.6ma      NA           NA
| 1.3      40.7ma      NA           NA
| 1.4      45.0ma      NA           NA
| 1.5      49.2ma      NA           NA
| 1.6      52.3ma      NA           NA
| 1.7      55.1ma      NA           NA
| 1.8      57.7ma      NA           NA
| 1.9      58.8ma      NA           NA
| 2.0      58.9ma      NA           NA
| 2.1      59.2ma      NA           NA
| 2.2      59.3ma      NA           NA
| 2.3      59.4ma      NA           NA
| 2.4      59.8ma      NA           NA
| 2.5      60.1ma      NA           NA
| 2.6      61.8ma      NA           NA
| 2.7      62.3ma      NA           NA
| 2.8      63.4ma      NA           NA
| 2.9      64.4ma      NA           NA
| 3.0      65.3ma      NA           NA
| 3.1      66.0ma      NA           NA
| 3.2      66.8ma      NA           NA
| 3.3      68.2ma      NA           NA

```

Keyword: **[Ramp]**

Required: Yes, except for inputs, terminators, Series, and Series_switch model types

Description: Defines the rise and fall times of a buffer. The ramp rate does not include packaging but does include the effects of the C_comp or C_comp_* parameters.

Sub-Params: dV/dt_r, dV/dt_f, R_load

Usage Rules: The rise and fall times ~~is~~are defined as the time ~~it takes~~taken by the output to go from 20% to

80% of ~~its~~the final value. The ramp rate is defined as:

$$\frac{dV}{dt} = \frac{20\% \text{ to } 80\% \text{ voltage swing}}{\text{time it takes to swing the above voltage}}$$

The ramp rate must be specified as an explicit fraction and must not be reduced. The [Ramp] values can use “NA” for the min and max values only. The R_load subparameter is optional if the default 50 ohm load is used. The R_load subparameter is required if a non-standard load is used.

Example:

```
[Ramp]
| variable      typ          min          max
dV/dt_r        2.20/1.06n    1.92/1.28n    2.49/650p
dV/dt_f        2.46/1.21n    2.21/1.54n    2.70/770p
R_load = 300ohms
```

Keywords: [Rising Waveform], [Falling Waveform]

Required: No

Description: Describes the shape of the rising and falling edge waveforms of a driver.

Sub-Params: R_fixture, V_fixture, V_fixture_min, V_fixture_max, C_fixture, L_fixture, R_dut, L_dut, C_dut

Usage Rules: Each [Rising Waveform] and [Falling Waveform] keyword introduces a table of voltage versus time points that describe the shape of an output waveform. These voltage versus time points are taken under the conditions specified by the R/L/C/V_fixture and R/L/C_dut subparameters. The table itself consists of one column of time points, then three columns of voltage points in the standard typ, min, and max format. The four entries must be placed on a single line and must be separated by at least ~~one white space~~one whitespace character. All four columns are required. However, ~~data is data are~~ only required in the typical column. If minimum or maximum ~~data is data are~~ not available, use the reserved word “NA”. The first value in the time column need not be “0”. Time values must increase as one parses down the table. The waveform table can contain a maximum of 1000 data rows. A maximum of 100 waveform tables are allowed per model.

Note that for backward compatibility, the existing [Ramp] keyword is still required. The data in the waveform table is ~~taken measured~~ with the effects of the C_comp parameter included.


A waveform table must include the entire waveform; i.e., the first entry (or entries) in a voltage column must be the DC voltage of the output before switching and the last entry (or entries) of the column must be the final DC value of the output after switching. Each table must contain at least two entries. Thus, numerical values are required for the first and last entries of any column containing numerical data.

The data in all of the waveform tables should be time correlated. In other words, the edge data in each of the tables (rising and falling) should be entered with respect to a single point in time when the input stimulus is assumed to have initiated a logic transition. All waveform extractions should reference a common input stimulus time in order to provide a sufficiently accurate alignment of waveforms. The first line in each waveform table should be assumed to be the reference point in time corresponding to a logic transition. For example, assume that some internal rising edge logic transition starts at time = 0. Then a rising edge voltage-time table might be created starting at time zero. The first several table entries might be some “lead-in” time caused by some undefined internal buffer delay before the voltage actually starts transitioning. The falling edge stimulus (for

the purpose of setting reference time for the voltage-time table) should also start at time = 0. And, the falling edge voltage-time table would be created starting at time zero with a possibly different amount of “lead-in” time caused by a possibly different but corresponding falling edge internal buffer delay. Any actual device differences in internal buffer delay time between rising and falling edges should appear as differing lead-in times between the rising and the falling waveforms in the tables just as any differences in actual device rise and fall times appear as differing voltage-time entries in the tables.

A [Model] specification can contain more than one rising edge or falling edge waveform table. However, each new table must begin with the appropriate keyword and subparameter list as shown below. If more than one rising or falling edge waveform table is present, then the data in each of the respective tables must be time correlated. In other words, the rising (falling) edge data in each of the rising (falling) edge waveform tables must be entered with respect to a common reference point on the input stimulus waveform.

The “fixture” subparameters specify the loading conditions under which the waveform is taken. The R_dut, C_dut, and L_dut subparameters are analogous to the package parameters R_pkg, C_pkg, and L_pkg and are used if the waveform includes the effects of pin inductance/capacitance. [Figure 1600](#) [Figure 16](#) [Figure 15](#) shows the interconnection of these elements.



~~[Rising Waveform] and [Falling Waveform] Fixtures~~

~~Figure 16161616161676664 – [Rising Wave – [Rising Waveform] and [Falling Waveform] Fixtures~~

Formatted: Figure caption, Left, Keep with next

Formatted: Caption, Space After: 0 pt

NOTE: The use of L_dut, R_dut, and C_dut is strongly discouraged in developing waveform data from simulation models. Some EDA tools may ignore these parameters because they may introduce numerical time constant artifacts.

Only the R_fixture and V_fixture subparameters are required; the rest of the subparameters are optional. If a subparameter is not used, its value defaults to zero. The subparameters must appear in the text after the keyword and before the first row of the waveform table.

V_fixture defines the voltage for typ, min, and max supply conditions. However, when the fixture voltage is related to the power supply voltages, then the subparameters V_fixture_min and V_fixture_max can be used to further specify the fixture voltage for min and max supply voltages.

NOTE: Test fixtures with R_fixture and V_fixture, V_fixture_min, and V_fixture_max only are strongly encouraged because they provide the BEST set of data needed to produce the best model for simulation. C_fixture and L_fixture can be used to produce waveforms which describe the typical test case setups for reference.

NOTE: In most cases two [Rising Waveform] tables and two [Falling Waveform] tables will be necessary for accurate modeling.

All tables assume that the die capacitance is included. Potential numerical problems associated with processing the data using the effective C_comp (or C_comp_* values as appropriate) for effective die capacitance may be handled differently among EDA tools.

Example:

```
[Rising Waveform]
R_fixture = 50
V_fixture = 0.0
| C_fixture = 50p           | These are shown, but are generally not recommended
| L_fixture = 2n
| C_dut = 7p
| R_dut = 1m
| L_dut = 1n
| Time          V(typ)          V(min)          V(max)
  0.0000s      25.2100mV      15.2200mV      43.5700mV
  0.2000ns     2.3325mV      -8.5090mV      23.4150mV
  0.4000ns     0.1484V        15.9375mV      0.3944V
  0.6000ns     0.7799V        0.2673V        1.3400V
  0.8000ns     1.2960V        0.6042V        1.9490V
  1.0000ns     1.6603V        0.9256V        2.4233V
  1.2000ns     1.9460V        1.2050V        2.8130V
  1.4000ns     2.1285V        1.3725V        3.0095V
  1.6000ns     2.3415V        1.5560V        3.1265V
  1.8000ns     2.5135V        1.7015V        3.1600V
  2.0000ns     2.6460V        1.8085V        3.1695V
| ...
  10.0000ns    2.7780V        2.3600V        3.1670V
|
[Falling Waveform]
R_fixture = 50
V_fixture = 5.5
V_fixture_min = 4.5
V_fixture_max = 5.5
| Time          V(typ)          V(min)          V(max)
  0.0000s      5.0000V        4.5000V        5.5000V
  0.2000ns     4.7470V        4.4695V        4.8815V
  0.4000ns     3.9030V        4.0955V        3.5355V
  0.6000ns     2.7313V        3.4533V        1.7770V
  0.8000ns     1.8150V        2.8570V        0.8629V
  1.0000ns     1.1697V        2.3270V        0.5364V
  1.2000ns     0.7539V        1.8470V        0.4524V
  1.4000ns     0.5905V        1.5430V        0.4368V
  1.6000ns     0.4923V        1.2290V        0.4266V
  1.8000ns     0.4639V        0.9906V        0.4207V
  2.0000ns     0.4489V        0.8349V        0.4169V
| ...
  10.0000ns    0.3950V        0.4935V        0.3841V
```

Keyword: [Composite Current]

Required: No

Description: Describes the shape of the rising and falling edge current waveforms from the power reference terminal of the buffer.

Usage Rules: The [Composite Current] keyword is positioned under the last row of the [Rising Waveform] table (for rising waveform currents) or [Falling Waveform] table (for falling waveform currents). The keywords are followed by a table of current versus time rows (I-T) that describe the shape of a current waveform. These I-T tables inherit the test fixture load of the [Rising Waveform] or [Falling Waveform] R/L/C/V_fixture and R/L/C_dut subparameters.

The [Composite Current] keyword is optional. It can be omitted, or it can be positioned under some or all of the rising and falling waveform tables.

The table itself consists of one column of time points, then three columns of current points in the standard typ, min, and max format. The four entries must be placed on a single line and must be separated by at least ~~one white space~~ one whitespace character. All four columns are required. However, ~~data is data are~~ are only required in the typical column. If minimum or maximum ~~data is data are~~ are not available, use the reserved word "NA". The first value in the time column need not be "0". Time values must increase as one parses down the table. The waveform table can contain a maximum of 1000 data points.

The I-T table data must be time-correlated with the V-T data above it. That is, the I-T data should be entered with respect to the same point in time that the V-T table above it references and for the given *_fixture load. See the [Rising Waveform] and [Falling Waveform] section for more information about the common input stimulus time. Note that additional "lead-in" time may need to be added to all V-T waveforms, as a portion of the I-T waveform data describes pre-driver current that may occur earlier in time than the V-T rising or falling edge transitions.

~~Figure 16~~~~Figure 17~~~~Figure 1700~~~~Figure 17~~~~Figure 16~~ illustrates a general configuration from which a [Rising Waveform] or [Falling Waveform] is extracted. The DUT die shows all of the available power and ground pin reference voltage terminals. For many buffers, only one power pin and one common ground ~~pin~~ terminal are used. ~~The absolute~~ GND is the reference for the V_fixture voltage and the package model equivalent networks defined by instances of [Package], [Pin] and/or [Define Package Model]. ~~It-GND can~~ also serves as ~~a-the~~ reference node for C_comp, unless C_comp is optionally split into one or more C_comp * elements which are connected to component attached to the [other-Model] reference voltage rails [Pullup Reference], [POWER Clamp Reference], [Pulldown Reference] and/or [GND Clamp Reference].-

The [Composite Current] I-T table includes all of the current through the [Pullup Reference] terminal. If the [POWER Clamp Reference] terminal is the same as the [Pullup Reference] terminal (according to the [Pin Mapping] keyword table), the [Composite Current] entries include the currents through both the [POWER Clamp] and [Pullup] sections of the DUT (for example, when an on-die terminator is connected to the power reference terminal). Note that the terminals are shown in terms of separately defined reference voltages, but still exist even if they are defined with default [Voltage Range] or 0 V settings.





Figure 17171717171787775 - [External Reference] - (Used only for non-driver modes)

Formatted: Figure caption, Space After: 0 pt

For *_ECL model types, the [Pullup] and [Pulldown] sections of the DUT share the same power reference terminal. The [Composite Current] includes the currents through both sections.

Other Notes: [Figure 1800](#)~~Figure 18~~~~Figure 17~~ documents some expected internal paths for a useful special case where only one common power pin (VDDQ) and one common ground exists (GND).



~~[Composite Current] Internal Current Paths~~

~~Figure 181818181818988863 - [Composite - [Composite Current] Internal Current Paths~~

Formatted: Figure caption, Space After: 0 pt, Keep with next

Formatted: Centered

Other elements in a more detailed typical (per buffer) model are:

I_byp	- Bypass current
I_pre	- Pre-Driver current
I_cb	- Crow-bar current
I_term	- Termination current (optional)
L_VDDQ	- On-die inductance of I/O Power
R_VDDQ	- On-die resistance of I/O Power
L_GND	- On-die inductance of Ground
R_GND	- On-die resistance of Ground
C_p+b	- Bypass + Parasitic Capacitance
ESR	- Equivalent Series Resistance for on-die Decap
ESL	- Equivalent Series Inductance for on-die Decap

While the [Composite Current] already includes the buffer I_byp current, some Series model type elements may be used to document an equivalent bypass impedance to improve simulation results. Such an equivalent impedance can be extracted on a per buffer basis, but summed and expressed as a total equivalent impedance between the power and ground pins of the component with the Series model type keywords, including [C Series], [Lc Series], [Rc Series], and [R Series] under a separate [Model]. These elements are connected using the [Series Pin Mapping] keyword. Paths between several voltage rails can be modeled in this manner. The [Pin Mapping] keyword documents ~~what~~which buffers share common and often isolated power rails.

The C_p+b value might include the detailed distribution of C_comp when C_comp* is attached to several rails. If the C_comp value and the C_p+b value are about the same magnitude, the [C Series] value should be adjusted to avoid double counting.

The power reference terminal (VDDQ) is usually the [Pullup Reference], or the default [Voltage Range] terminal. The [Pulldown Reference] terminal is usually at the GND connection.

The [Composite Current] can still be defined for model types without the [Pullup] keywords (such as Open_drain) because the [Pullup Reference] or [Voltage Range] are still required. Pre-driver and other internal paths still can exist.

In most cases six [Composite Current] tables are recommended for accurate modeling. The first four tables correspond to the recommended fixture conditions for [Rising Waveform] and [Falling Waveform] tables (normally 50 ohm loads to Vdd and GND). Two additional waveforms for no load conditions (such as with an R_fixture of 1.0 Megaohm) are useful. However, some EDA tools process only the first four waveforms. So the additional open load waveforms for I-T tables should be in [Rising Waveform] and [Falling Waveform] tables that are positioned after the other V-T tables to maintain the best output response simulation accuracy.

For Open_drain and Open_source technologies, two tables are often specified (one for the [Rising Waveform] and one for the [Falling Waveform]). The tables should be positioned in front of any other optional waveform tables because some EDA tools process just the first two tables. Also, the open load tables may not yield meaningful simulations unless internal on-die terminators exist.

When the [Model] is configured for differential operation with the [Diff Pin] keyword, the individual I-T currents for each [Model] are used as an approximation, and may not accurately conform to the measured currents under actual differential operation.

The [Composite Current] table can be derived from currents measured at the [Pulldown Reference] (GND) node, but adjusted for the current flowing through the output pin and at other terminals.

The [Pin Mapping] keyword is used to document how buffers with common voltage rails are connected. The effective impedances for each buffer between the [Pullup Reference] and [Pulldown Reference] are then combined to form the total effective impedance between the voltage rails.

The [Composite Current] keyword does not accurately document the effects of controlled switching buffers such as those with [Submodel] or [Driver Schedule] keywords. The currents associated with [Submodel] switching under specified test load conditions can occur at different times under other load conditions. The scheduled models under the [Driver Schedule] keyword can be attached to different voltage rails in an undocumented manner.

Example:

```
[Rising Waveform]
R_fixture = 50.0
V_fixture = 0.0
| ...
| ...           | Rising Waveform table
| ...
[Composite Current]
|
| Time          I (typ)      I (min)  I (max)
0               4.243E-05   NA       NA
4.00E-11        4.244E-05   NA       NA
8.00E-11        4.242E-05   NA       NA
1.20E-10        4.265E-05   NA       NA
1.60E-10        3.610E-05   NA       NA
2.00E-10        3.903E-03   NA       NA
..
..
..
3.80E-09        2.012E-02   NA       NA
3.84E-09        2.012E-02   NA       NA
3.88E-09        2.012E-02   NA       NA
3.92E-09        2.012E-02   NA       NA
3.96E-09        2.012E-02   NA       NA
4.00E-09        2.012E-02   NA       NA
|
[Falling Waveform]
R_fixture = 50.0
V_fixture = 1.8
| ...
| ...           | Falling Waveform table
| ...
[Composite Current]
|
| Time          I (typ)      I (min)  I (max)
0               4.302E-05   NA       NA
4.00E-11        4.299E-05   NA       NA
8.00E-11        4.304E-05   NA       NA
1.20E-10        4.287E-05   NA       NA
1.60E-10        4.782E-05   NA       NA
2.00E-10        1.459E-04   NA       NA
..
..
..
```

3.80E-09	4.933E-05	NA	NA
3.84E-09	5.211E-05	NA	NA
3.88E-09	5.490E-05	NA	NA
3.92E-09	5.441E-05	NA	NA
3.96E-09	4.842E-05	NA	NA
4.00E-09	4.244E-05	NA	NA
	... etc.		

Keyword: [Initial Delay]

Required: No

Description: Initial delay added to waveform tables.

Sub-Params: V-T, I-T

Usage Rules: The [Initial Delay] keyword can be specified only when at least one waveform table ([Rising Waveform], [Falling Waveform], or [Composite Current]) is included for the IBIS model under which this keyword is specified. The V-T subparameter can be specified only when at least one voltage waveform table ([Rising Waveform] or [Falling Waveform]) is specified. It applies to all the voltage waveforms present but only within the IBIS [Model] under which this keyword is specified. The I-T subparameter can be specified only when at least one current waveform table ([Composite Current]) is specified. It applies to all of the current waveforms present, but only within the IBIS [Model] under which this keyword is specified. Only one [Initial Delay] keyword can be specified for a model. It shall be followed by either one subparameter or both subparameters. Data specified for a subparameter shall be handled as described below.

Other Notes: Each subparameter shall be followed by three non-negative floating point numbers representing the typ, min and max amounts of time delay in seconds. For the second and/or the third number NA can be specified. The meaning of the "NA" entry is equivalent to entering the same value as in the "typ" column (the first value following the subparameter name). The typ, min and max values are defined for the respective typ, min and max columns of the corresponding waveform tables.

EDA tool handling of [Initial Delay] data: Following user selection of the typ/min/max corner the EDA tool shall apply the value τ_v given in the corresponding column of the V-T subparameter to (1) modifying all the voltage waveform tables by subtracting τ_v from each value in the "time" column of the table, and (2) delaying every trigger event applied to the buffer by τ_v when any of the voltage waveform tables is to be used. Following user selection of the typ/min/max corner, the EDA tool shall apply the value τ_{cc} given in the corresponding column of the I-T subparameter to (1) modifying all the current waveform tables by subtracting τ_{cc} from each value in the "time" column of the table, and (2) delaying every trigger event applied to the buffer by τ_{cc} when any of the current waveform tables is to be used. When both subparameters are specified and the values τ_v and τ_{cc} are identical any single trigger event applied to the buffer becomes simply delayed. When both subparameters are specified and the values τ_v and τ_{cc} are different, any single trigger event applied to the buffer is split to create two separately delayed trigger events that are applied independently to either the voltage waveform data or to the current waveform data. For IBIS files with [IBIS Ver] 6.1 or higher, if the delay information is missing (the [Initial Delay] keyword is not specified or when it is specified the subparameter(s) corresponding to the table(s) that is/are present

is/are not specified), the assumption is that the corresponding delay value(s) (τ_V and/or τ_{CC}) is/are zero.

Example:

```
[Initial Delay] | This keyword provides information on removable delay(s)
| time table    | typ      min      max
| V-T          | 0.20e-9  0.22e-9  0.18e-9
| I-T          | 0.05e-9  NA       NA
```


IBIS Version ~~6.4~~7.0

Formatted: Normal

6-36.2 ADD SUBMODEL DESCRIPTION

The [Add Submodel] keyword can be used under a top-level [Model] keyword to add special-purpose functionality to the existing top-level model. This section describes the structure of the top-level model and the submodel.

Top-Level Model:

When special-purpose functional detail is needed, the top-level model can call one or more submodels. The [Add Submodel] keyword is positioned after the initial set of required and optional subparameters of the [Model] keyword and among the keywords under [Model].

The [Add Submodel] keyword lists ~~of the~~ name of each submodel and the permitted mode (Driving, Non-Driving or All) under which each added submodel is used.

Submodel:

A submodel is defined using the [Submodel] keyword. It contains a subset of keywords and subparameters used for the [Model] keyword along with other keywords and subparameters that are needed for the added functionality.

The [Submodel] and [Submodel Spec] keywords are defined first since they are used for all submodels.

The only required subparameter in [Submodel] is Submodel_type to define the list of submodel types. No subparameters under [Model] are permitted under the [Submodel] keyword.

The following keywords that are defined under the [Model] keyword are supported by the [Submodel] keyword:

- [Pulldown]
- [Pullup]
- [GND Clamp]
- [POWER Clamp]
- [Ramp]
- [Rising Waveform]
- [Falling Waveform]
- [Initial Delay]

The [Voltage Range], [Pullup Reference], [Pulldown Reference], [GND Clamp Reference], and [POWER Clamp Reference] keywords are not permitted. The voltage settings are inherited from the top-level model. The following additional keywords are used only for the [Submodel] and are documented in this section:

- [Submodel Spec]
- [GND Pulse Table]
- [POWER Pulse Table]

The application of these keywords depends upon the Submodel_type entries listed below:

- Dynamic_clamp
- Bus_hold
- Fall_back

Formatted: Centered

Permitted keywords that are not defined for any of these submodel types are ignored. The rules for what set of keywords are required are found under the Dynamic Clamp, Bus Hold, and Fall Back headings of this section.

Keyword: [Submodel]

Required: No

Description: Used to define a submodel, and its attributes.

Sub-Params: Submodel_type

Usage Rules: Each submodel must begin with the keyword [Submodel]. The submodel name ~~must shall~~ match ~~the~~ one that is listed under an [Add Submodel] keyword and must not contain more than 20 characters. A .ibs file must contain enough [Submodel] keywords to cover all of the model names specified under the [Add Submodel] keyword.

The Submodel_type subparameter is required and must be one of the following:

Dynamic_clamp, Bus_hold, Fall_back

The C_comp subparameter is not permitted under the [Submodel] keyword. The total effective die capacitance including the submodel contributions ~~are-is~~ provided in the top-level model.

Other Notes: The following list of keywords that are defined under the [Model] keyword can be ~~used~~ under [Submodel]:

[Pulldown];

[Pullup];

[GND Clamp];

[POWER Clamp];

[Ramp];

-[Rising Waveform];

[Falling Waveform]; ~~and~~

-[Initial Delay];

The following list of additional keywords can be used:

[Submodel Spec];

[GND Pulse Table]; ~~and~~

[POWER Pulse Table];

Example:

```
[Submodel]      Dynamic_clamp1
Submodel_type  Dynamic_clamp
```

Keyword: [Submodel Spec]

Formatted: Indent: Left: 0", Hanging: 0.25"

Formatted: Indent: Left: 0.25"

Formatted: Indent: Left: 0.25"

Formatted: Centered

Required: No

Description: The [Submodel Spec] keyword defines four columns under which specification and information subparameters are defined for submodels.

Sub-Params: V_trigger_r, V_trigger_f, Off_delay

Usage Rules: The [Submodel Spec] is to be used only with submodels.

The following subparameters are used:

V_trigger_r	Rising edge trigger voltage
V_trigger_f	Falling edge trigger voltage
Off_delay	Turn-off delay from V_trigger_r or V_trigger_f

For each subparameter contained in the first column, the remaining three hold its typical, minimum and maximum values. The entries of typical, minimum, and maximum must be placed on a single line and must be separated by at least ~~one white space~~one whitespace character. All four columns are required under the [Submodel Spec] keyword. However, ~~data is~~data are required only in the typical column. If minimum and/or maximum values are not available, the reserved word "NA" must be used to indicate the typical value by default.

The values in the minimum and maximum columns usually correspond to the values in the same columns for the inherited top-level voltage range or reference voltages in the top-level model. The V_trigger_r and V_trigger_f subparameters should hold values in the minimum and maximum columns that correspond to the voltage range or reference voltages of the top-level model. The Off_delay subparameter, however, is an exception to this rule because in some cases it may be completely or partially independent from supply voltages and/or manufacturing process variations. Therefore, the minimum and maximum entries for the Off_delay subparameter should be ordered simply by their magnitude.

Unless otherwise noted, each [Submodel Spec] subparameter is independent of any other subparameter.

V_trigger_r, V_trigger_f rules:

The voltage trigger values for the rising and falling edges provide the starting time when an action is initiated.

Off_delay rules:

The functionality of the Off_delay subparameter is to provide an additional time related mechanism to turn off circuit elements.

Example:

```
| Dynamic Clamp Example:
|
|[Submodel Spec]
| Subparameter      typ      min      max
|
V_trigger_r         3.6      2.9      4.3 | Starts power pulse table
V_trigger_f         1.4      1.2      1.6 | Starts gnd pulse table
|
| Bus Hold Example:
|
|[Submodel Spec]
| Subparameter      typ      min      max
V_trigger_r         3.1      2.4      3.7 | Starts low to high
```

Formatted: Centered

V_trigger_f	1.8	1.6	2.0	bus hold transition Starts high to low bus hold transition
Bus_hold application with pullup structure triggered on and then clocked				
off:				
[Submodel Spec]				
Subparameter				
	typ	min	max	
V_trigger_r	3.1	2.4	3.7	Low to high transition triggers the turn on process of the pullup
V_trigger_f	-10.0	-10.0	-10.0	Not used, so trigger voltages are set out of range
Off_delay	5n	4n	6n	Time from rising edge trigger at which the pullup turned off

Dynamic Clamp:

When the Submodel_type subparameter under the [Submodel] keyword is set to Dynamic_clamp, the submodel describes the dynamic clamp functionality.

The [GND Pulse Table] and [POWER Pulse Table] keywords are defined below. ~~An example for a complete dynamic clamp model is provided below.~~

Keywords: [GND Pulse Table], [POWER Pulse Table]

Required: No

Description: Used to specify the offset voltage versus time of [GND Clamp] and [POWER Clamp] tables within submodels.

Usage Rules: Each [GND Pulse Table] and [POWER Pulse Table] keyword introduces a table of voltage vs. time points that describe the shape of an offset voltage from the [GND Clamp Reference] voltage (or default ground) or the [POWER Clamp Reference] voltage (or default [Voltage Range] voltage). Note that these voltage values are inherited from the top-level model.

The table itself consists of one column of time points, then three columns of voltage points in the standard typ, min, and max format. The four entries must be placed on a single line and must be separated by at least ~~one white space~~ one whitespace character. All four columns are required.

However, ~~data is data are~~ only required in the typical column. If minimum or maximum ~~data is data are~~ not available, use the reserved word "NA". Time values must increase as one parses down the table. The waveform table can contain ~~of a~~ maximum of 100 rows.

Each table must contain at least two entries. Thus, numerical values are required for the first and last entries of any column containing numerical data.

The voltage entries in both the [~~Gnd-GND~~ Pulse Table] and [POWER Pulse Table] tables are directly measured offsets. At each instance, the [~~Gnd-GND~~ Pulse Table] voltage is ADDED to the [GND Clamp] table voltages to provide the shifted table voltages. At each instance, the [POWER Pulse Table] voltage is SUBTRACTED (because of polarity conventions) from the [POWER Clamp] table voltages to provide the shifted table voltages.

Formatted: Centered

Only one [GND Pulse Table] and one [POWER Pulse Table] are allowed per model.

The [GND Pulse Table] and [POWER Pulse Table] interact with [Submodel Spec] subparameters V_trigger_f and V_trigger_r. Several modes of operation exist based on whether a pulse table and its corresponding trigger subparameter are given. These modes are classified as triggered and static.

Triggered Mode:

For triggered mode, a pulse table must exist and include the entire waveform; i.e., the first entry (or entries) in a voltage column must be equal to the last entry.

Also, a corresponding [Submodel Spec] V_trigger_* subparameter must exist. The triggered interaction is described:

The V_trigger_f subparameter under [Submodel Spec] is used to detect when the falling edge waveform at the buffer pad at-on the die passes the trigger voltage. At that time, the [GND Pulse Table] operation starts. Similarly, the V_trigger_r subparameter is used to detect when the rising edge waveform at the buffer pad on the die passes the trigger voltage. At that time, [POWER Pulse Table] operation starts. The [GND Pulse Table] dependency is shown in [Figure 1900](#)~~Figure 19~~~~Figure 18~~.




Figure 191919191919109 – [GND Pulse Table] Waveforms at Die

~~–[GND Pulse Table] Waveforms at Die~~

The V_trigger_r and [POWER Pulse Table] operate in a similar manner. When the V_trigger_r voltage value is reached on the rising edge, the [POWER Pulse Table] is started. Normally the offset voltage entries in the [POWER Pulse Table] are negative.

Static Mode:

When the [GND Pulse Table] keyword does not exist, but the added model [GND Clamp] table does exist, the added model [GND Clamp] is used directly. Similarly, when the [POWER Pulse

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

Formatted: Centered

Table] keyword does not exist, but the added model [POWER Clamp] table does exist, the added model [POWER Clamp] is used directly.

This mode provides additional fixed clamping to an I/O_* buffer or a 3-state buffer when it is used as a driver.

Example:

```
| Dynamic_clamp Model with both dynamic GND and POWER clamps
|
[Submodel]      Dynamic_Clamp_1
Submodel_type   Dynamic_clamp
|
[Submodel Spec]
| Subparameter      typ      min      max
|
V_trigger_f     1.4      1.2      1.6 | Falling edge trigger
V_trigger_r     3.6      2.9      4.3 | Rising edge trigger
|
|                  typ      min      max
| [Voltage Range]  5.0      4.5      5.5
| Note, the actual voltage range and reference voltages are inherited from
| the top-level model.
|
[GND Pulse Table] | GND Clamp offset table
|
| Time              V(typ)      V(min)      V(max)
|
| 0                  0           0           0
| 1e-9               0           0           0
| 2e-9               0.9         0.8         1.0
| 10e-9              0.9         0.8         1.0
| 11e-9              0           0           0
|
[GND Clamp] | Table to be offset
|
| Voltage           I(typ)      I(min)      I(max)
|
| -5.000            -3.300e+01 -3.000e+01 -3.500e+01
| -4.000            -2.300e+01 -2.200e+01 -2.400e+01
| -3.000            -1.300e+01 -1.200e+01 -1.400e+01
| -2.000            -3.000e+00 -2.300e+00 -3.700e+00
| -1.900            -2.100e+00 -1.500e+00 -2.800e+00
| -1.800            -1.300e+00 -8.600e-01 -1.900e+00
| -1.700            -6.800e-01 -4.000e-01 -1.100e+00
| -1.600            -2.800e-01 -1.800e-01 -5.100e-01
| -1.500            -1.200e-01 -9.800e-02 -1.800e-01
| -1.400            -7.500e-02 -7.100e-02 -8.300e-02
| -1.300            -5.750e-02 -5.700e-02 -5.900e-02
| -1.200            -4.600e-02 -4.650e-02 -4.550e-02
| -1.100            -3.550e-02 -3.700e-02 -3.450e-02
| -1.000            -2.650e-02 -2.850e-02 -2.500e-02
| -0.900            -1.850e-02 -2.100e-02 -1.650e-02
| -0.800            -1.200e-02 -1.400e-02 -9.750e-03
| -0.700            -6.700e-03 -8.800e-03 -4.700e-03
| -0.600            -3.000e-03 -4.650e-03 -1.600e-03
| -0.500            -9.450e-04 -1.950e-03 -3.650e-04
| -0.400            -5.700e-05 -2.700e-04 -5.550e-06
```

Formatted: Centered

-0.300	-1.200e-06	-1.200e-05	-5.500e-08
-0.200	-3.000e-08	-5.000e-07	0.000e+00
-0.100	0.000e+00	0.000e+00	0.000e+00
0.000	0.000e+00	0.000e+00	0.000e+00
5.000	0.000e+00	0.000e+00	0.000e+00

[POWER Pulse Table] | POWER Clamp offset table

Time	V (typ)	V (min)	V (max)
0	0	0	0
1e-9	0	0	0
2e-9	-0.9	-1.0	-0.8
10e-9	-0.9	-1.0	-0.8
11e-9	0	0	0

-[POWER Clamp] | Table to be offset

Voltage	I (typ)	I (min)	I (max)
-5.000	1.150e+01	1.100e+01	1.150e+01
-4.000	7.800e+00	7.500e+00	8.150e+00
-3.000	4.350e+00	4.100e+00	4.700e+00
-2.000	1.100e+00	8.750e-01	1.300e+00
-1.900	8.000e-01	6.050e-01	1.000e+00
-1.800	5.300e-01	3.700e-01	7.250e-01
-1.700	2.900e-01	1.800e-01	4.500e-01
-1.600	1.200e-01	6.850e-02	2.200e-01
-1.500	3.650e-02	2.400e-02	6.900e-02
-1.400	1.200e-02	1.100e-02	1.600e-02
-1.300	6.300e-03	6.650e-03	6.100e-03
-1.200	4.200e-03	4.750e-03	3.650e-03
-1.100	2.900e-03	3.500e-03	2.350e-03
-1.000	1.900e-03	2.450e-03	1.400e-03
-0.900	1.150e-03	1.600e-03	7.100e-04
-0.800	5.500e-04	9.150e-04	2.600e-04
-0.700	1.200e-04	4.400e-04	5.600e-05
-0.600	5.400e-05	1.550e-04	1.200e-05
-0.500	1.350e-05	5.400e-05	1.300e-06
-0.400	8.650e-07	7.450e-06	4.950e-08
-0.300	6.250e-08	7.550e-07	0.000e+00
-0.200	0.000e+00	8.400e-08	0.000e+00
-0.100	0.000e+00	0.000e-08	0.000e+00
0.000	0.000e+00	0.000e+00	0.000e+00

Bus Hold:

When the Submodel_type subparameter under the [Submodel] keyword is set to Bus_hold, the added model describes the bus hold functionality. However, while described in terms of bus hold functionality, active terminators can also be modeled.

Existing keywords and subparameters are used to describe bus hold models. The [Pullup] and [Pulldown] tables both are used to define an internal buffer that is triggered to switch to its opposite state. This switching transition is specified by a [Ramp] keyword or by the [Rising Waveform] and [Falling Waveform] keywords. The usage rules for these keywords are the same as under the

Formatted: Centered

[Model] keyword. In particular, at least either the [Pullup] or [Pulldown] keyword is required. Also, the [Ramp] keyword is required, even if the [Rising Waveform] and [Falling Waveform] tables exist. However, the voltage ranges and reference voltages are inherited from the top-level model.

For bus hold submodels, the [Submodel Spec] keyword, V_trigger_r, and V_trigger_f are required. The Off_delay subparameter is optional, and can only be used if the submodel consists of a pullup or a pulldown structure only, and not both. Devices which have both pullup and pulldown structures controlled in this fashion can be modeled using two submodels, one for each half of the circuit.

The transition is triggered by action at the ~~die~~buffer pad on the die using the [Submodel Spec] V_trigger_r and V_trigger_f subparameters as described next. In all subsequent discussions, “low” means the pulldown structure is on or active, and the pullup structure is off or inactive if either or both exist. The opposite settings are referred to as “high”.

If the starting ~~buffer pad die~~ voltage (Vdie) is below V_trigger_f, then the bus hold model is set to the low state causing additional pulldown current. If the starting voltage is above V_trigger_r, the bus hold model is set to the high state for additional pullup current.

Under some unusual cases, the above conditions can be both met or not met at all. To resolve this, the EDA tool should compute the starting voltage with the bus hold model set to low. If the starting voltage is equal to or less than the average of V_trigger_r and V_trigger_f, keep the bus hold model in the low state. Otherwise, set the bus hold model to the high state.

When the input passes through V_trigger_f during a high-to-low transition at the die, the bus hold output switches to the low state. Similarly, when the input passes through V_trigger_r during a low-to-high transition at the die, the bus hold output switches to the high state.

If the bus hold submodel has a pullup structure only, V_trigger_r provides the time when its pullup is turned on and V_trigger_f or Off_delay provides the time when it is turned off, whichever occurs first. Similarly, if the submodel has a pulldown structure only, V_trigger_f provides the time when its pulldown is turned on and V_trigger_r or Off_delay provides the time when it is turned off, whichever occurs first. The required V_trigger_r and V_trigger_f voltage entries can be set to values outside of the input signal range if the pullup or pulldown structures are to be held on until the Off_delay turns them off.

The starting mode for each of the submodels which include the Off_delay subparameter of the [Submodel Spec] keyword is the off state. Also, while two submodels provide the desired operation, either of the submodels may exist without the other to simulate turning on and off only a pullup or a pulldown current.

~~Table 4~~~~Table 4~~~~Table 4~~~~Table 4~~~~Table 4~~ through ~~Table 7~~~~Table 7~~~~Table 7~~~~Table 7~~~~Table 7~~ summarize the bus hold initializations and switching transitions:

Table 4 – Bus Hold without Off_Delay – Initialization

Initial Vdie Value	Initial Bus Hold Submodel State
$\leq V_trigger_r \ \& \ < V_trigger_f$	low
$\Rightarrow V_trigger_f \ \& \ > V_trigger_r$	high

Formatted Table

Formatted: Centered

Initial Vdie Value	Initial Bus Hold Submodel State
<i>Recommendations if neither or both conditions above are satisfied</i>	
$\leq (V_trigger_f + V_trigger_r)/2$	low
$> (V_trigger_f + V_trigger_r)/2$	high

Formatted Table

Table 5 – Bus Hold without Off_Delay – Transitions

Prior Bus Hold Submodel State	Vdie transition through V_trigger_r/f	Bus Hold Transition
Low	V_trigger_r	low-to-high
Low	V_trigger_f	no change
High	V_trigger_r	no change
High	V_trigger_f	high-to-low

Formatted Table

Table 6 – Bus Hold with Off_Delay (~~Requires Either [Pullup] or [Pulldown] Only~~) – Initialization

[Pullup] or [Pulldown] Table	Initial Bus Hold Submodel State (Off Mode)
[Pullup]	low
[Pulldown]	high
<u>Notes:</u> 1) <u>Requires [Pulldown] or [Pullup] only.</u>	

Formatted Table

Formatted: List Paragraph, Numbered + Level: 1 + Numbering Style: 1, 2, 3, ... + Start at: 1 + Alignment: Left + Aligned at: 0.25" + Indent at: 0.5"

Table 7 – Bus Hold with Off_Delay (~~Requires Either [Pullup] or [Pulldown] Only~~) – Transitions

Prior Bus Hold Submodel State	Vdie transition through V_trigger_r/f	Bus Hold Transition	Off_delay Transition
Low	V_trigger_r	low-to-high	high-to-low
Low	V_trigger_f	no change	no change
High	V_trigger_r	no change	no change
High	V_trigger_f	high-to-low	low-to-high

Formatted Table

Formatted: Centered

Prior Bus Hold Submodel State	Vdie transition through V_trigger_r/f	Bus Hold Transition	Off_delay Transition
<p>Notes:</p> <p>1) If Vdie passes again through the V_trigger_r/f thresholds before the Off_delay time is reached, the bus hold state follows the change documented in the first table, overriding the Off_delay transition. <u>Requires [Pulldown] or [Pullup] only.</u></p>			

Formatted Table

Formatted: List Paragraph, Numbered + Level: 1 + Numbering Style: 1, 2, 3, ... + Start at: 1 + Alignment: Left + Aligned at: 0.25" + Indent at: 0.5"

No additional keywords are needed for this functionality.

Examples:

```
| Complete Bus Hold Model Example:
|
| [Submodel]      Bus_hold_1
| Submodel_type  Bus_hold
|
| [Submodel Spec]
| Subparameter      typ      min      max
|
| V_trigger_f       1.3      1.2      1.4 | Falling edge trigger
| V_trigger_r       3.1      2.6      4.6 | Rising edge trigger
|
| [Voltage Range]  ---      typ      min      max
| Note, the actual voltage range and reference voltages are inherited from
| the top-level model.
|
| [Pulldown]
|
| -5V   -100uA   -80uA   -120uA
| -1V   -30uA   -25uA   -40uA
| 0V    0        0        0
| 1V    30uA    25uA    40uA
| 3V    50uA    45uA    50uA
| 5V    100uA   80uA    120uA
| 10v   120uA   90uA    150uA
|
| [Pullup]
|
| -5V   100uA    80uA    120uA
| -1V   30uA     25uA    40uA
| 0V    0        0        0
| 1V   -30uA    -25uA   -40uA
| 3V   -50uA    -45uA   -50uA
| 5V   -100uA   -80uA   -120uA
| 10v  -120uA   -90uA   -150uA
|
| -----
|
| [Ramp]
|
| dV/dt_r          typ      min      max
|                  2.0/0.50n  2.0/0.75n  2.0/0.35n
```

Formatted: Centered

```

dV/dt_f          2.0/0.50n      2.0/0.75n      2.0/0.35n
R_load = 500
|
|-----|
| Complete Pulldown Timed Latch Example:
|
| [Submodel]      Timed_pulldown_latch
| Submodel_type   Bus_hold
|
| [Submodel Spec]
| Subparameter    typ          min          max
|
V_trigger_r      3.1          2.6          4.6 | Rising edge trigger
| Values could be set out
| of range to disable the
| trigger
V_trigger_f      1.3          1.2          1.4 | Falling edge trigger

Off_delay        3n           2n           5n  | Delay to turn off the
| pulldown table

|
| Note that if the input signal goes above the V_trigger_r value, the
| pulldown structure will turn off even if the timer didn't expire yet.
|
|          typ          min          max
| [Voltage Range]  5.0          4.5          5.5
| Note, the actual voltage range and reference voltages are inherited from
| the top-level model.
|
| [Pulldown]
|
-5V   -100uA   -80uA   -120uA
-1V   -30uA   -25uA   -40uA
0V    0        0        0
1V    30uA    25uA    40uA
3V    50uA    45uA    50uA
5V    100uA   80uA    120uA
10v   120uA   90uA    150uA
|
| [Pullup] table is omitted to signal Open_drain functionality.
|
|-----|
|
| [Ramp]
|          typ          min          max
dV/dt_r  2.0/0.50n      2.0/0.75n      2.0/0.35n
dV/dt_f  2.0/0.50n      2.0/0.75n      2.0/0.35n
R_load = 500
|
|=====|
|

```

Fall Back:

Formatted: Centered

When the Submodel_type subparameter under the [Submodel] keyword is set to Fall_back, the added model describes the fall back functionality. This submodel can be used to model drivers that reduce their strengths and increase their output impedances during their transitions. The fall back submodel is specified in a restrictive manner consistent with its intended use with a driver model operating only in Driving mode. In a Non-Driving mode, no action is specified. For example, a fall back submodel added to an Input or Terminator model would be inactive.

Existing keywords and subparameters are used to describe fall back models. However, only one [Pullup] or [Pulldown] table, but not both, is allowed. The switching transition is specified by a [Ramp] keyword or by the [Rising Waveform] and [Falling Waveform] keywords. The [Ramp] keyword is required, even if the [Rising Waveform] and [Falling Waveform] tables exist. However, the voltage ranges and reference voltages are inherited from the top-level model.

For fall back submodels, the [Submodel Spec] keyword, subparameters V_trigger_r, and V_trigger_f are required. Unlike the bus hold model, the Off_delay subparameter is not permitted. Devices which have both pullup and pulldown structures can be modeled using two submodels, one for the rising cycle and one for the falling cycle.

In all following discussion, “low” means the pulldown structure is on or active, and the pullup structure is off or inactive. The opposite settings are referred to as “high”.

The transition is triggered by action at the die using the [Submodel Spec] V_trigger_r and V_trigger_f subparameters. The initialization and transitions are shown in [Table 8](#) through [Table 10](#).

Table 8 – Fall Back, Initial State

[Pullup] or [Pulldown] Table	Initial Fall Back Submodel State (Off Mode)
[Pullup]	low
[Pulldown]	high

Formatted Table

Table 9 – Fall Back, Driver Rising Cycle

Prior State	Vdie	Rising Edge Transition	Vdie > V_trigger_r Transition
Low	$\leq V_trigger_r$	low-to-high	high-to-low
	$> V_trigger_r$	stays low	stays low
High	$\leq V_trigger_r$	stays high	high-to-low
	$> V_trigger_r$	stays high	stays high

Formatted Table

Formatted: Centered

Table 10 – Fall Back, Driver Falling Cycle

Prior State	Vdie	Falling Edge Transition	Vdie < V_trigger_f Transition
High	=> V_trigger_f	high-to-low	low-to-high
	< V_trigger_f	stays high	stays high
Low	=> V_trigger_f	stays low	low-to-high
	< V_trigger_f	stays low	stays low

One application is to configure the submodel with only a pullup structure. At the beginning of the rising edge cycle, the pullup is turned on to the high state. When the die voltage passes $V_{trigger_r}$, the pullup structure is turned off. Because only the pullup structure is used, the off state is low corresponding to a high-Z state. During the falling transition, the pullup remains in the high-Z state if the $V_{trigger_f}$ is set out of range to avoid setting the submodel to the high state. So a temporary boost in drive occurs only during the first part of the rising cycle.

A similar submodel consisting of only a pulldown structure could be constructed to provide added drive strength only at the beginning of the falling cycle. The complete IBIS model would have both submodels to give added drive strength for both the start of the rising and the start of the falling cycles.

No additional keywords are needed for this functionality.

Examples:

```
| Complete Dynamic Output Model Example Using Two Submodels:
|
| [Submodel]      Dynamic_Output_r
Submodel_type    Fall_back
|
| [Submodel Spec]
| Subparameter      typ      min      max
|
V_trigger_f      -10.0     -10.0     -10.0 | Falling edge trigger
|                                     | set out of range to
|                                     | disable trigger
V_trigger_r      3.1       2.6       4.6 | Rising edge trigger
|
|                                     typ      min      max
| [Voltage Range] 5.0      4.5      5.5
| Note, the actual voltage range and reference voltages are inherited from
| the top-level model.
|
| [Pullup]
|
-5V      100mA      80mA      120mA
0V       0         0         0
10v     -200mA     -160mA     -240mA
|
| [Pulldown] table is omitted to signify Open_source functionality.
|
```

Formatted: Centered

```

-----
|
|[Ramp]
|
|          typ          min          max
dV/dt_r   1.5/0.50n    1.43/0.75n    1.58/0.35n
dV/dt_f   1.5/0.50n    1.43/0.75n    1.58/0.35n
R_load = 50
|
-----
|[Submodel]      Dynamic_Output_f
Submodel_type   Fall_back
|
|[Submodel Spec]
| Subparameter      typ          min          max
|
V_trigger_r     10.0        10.0        10.0 | Rising edge trigger
|                                     | set out of range to
|                                     | disable trigger
V_trigger_f     1.3         1.2         1.4 | Falling edge trigger
|
|          typ          min          max
|[Voltage Range] 5.0         4.5         5.5
| Note, the actual voltage range and reference voltages are inherited from
| the top-level model.
|
|[Pulldown]
|
-5V   -100mA   -80mA   -120mA
0V    0        0        0
10v   200mA   160mA   240mA
|
|[Pullup] table is omitted to signify Open_drain functionality.
|
-----
|[Ramp]
|
|          typ          min          max
dV/dt_r   1.5/0.50n    1.43/0.75n    1.58/0.35n
dV/dt_f   1.5/0.50n    1.43/0.75n    1.58/0.35n
R_load = 50
|

```

Formatted: Centered

Formatted: Normal

6.46.3 MULTI-LINGUAL MODEL EXTENSIONS

6.3.1 INTRODUCTIONINTRODUCTION

The SPICE, IBIS-ISS, VHDL-AMS and Verilog-AMS languages are supported by IBIS. This ~~chapter~~ section describes how models written in these languages can be referenced and used by .ibs files.

Table 11~~Table 11~~Table 11~~Table 11~~Table 11 shows the keywords used by the language extensions within the IBIS framework.


Formatted: Heading 3, Space After: 0 pt

Table 11 – Language Extension Keywords

Keyword	Description
[External Circuit] [End External Circuit]	References enhanced descriptions of structures on the die, including digital and/or analog, active and/or passive circuits
[External Model] [End External Model]	Same as [External Circuit], except limited to the connection format and usage of the [Model] keyword, with one additional feature added: support for true differential buffers
[Node Declarations] [End Node Declarations]	Lists on-die connection points related to the [Circuit Call] keyword
[Circuit Call] [End Circuit Call]	Instantiates [External Circuit]s and connects them to each other and/or die pads

Formatted Table

The placement of these keywords within the hierarchy of IBIS is shown below:



Formatted: Centered

└─ [End External Circuit]

6.3.2 LANGUAGES SUPPORTED:

.ibs files can reference other files which are written using the SPICE, IBIS-ISS, VHDL-AMS, or Verilog-AMS languages. In this document, these languages are defined as follows:

“SPICE” refers to SPICE 3, Version 3F5 developed by the University of California at Berkeley, California. Many vendor-specific EDA tools are compatible with most or all of this version.

"IBIS-ISS" refers to the "IBIS Interconnect SPICE Subcircuits Specification (IBIS-ISS)", developed by the members of the IBIS Open Forum.

“VHDL-AMS” refers to “IEEE Standard VHDL Analog and Mixed-Signal Extensions”, approved March 18, 1999 by the IEEE-SA Standards Board and designated IEEE Std. 1076.1-1999, or later.

“Verilog-AMS” refers to the Analog and Mixed-Signal Extensions to Verilog-HDL as documented in the Verilog-AMS Language Reference, Version 2.0, or later. This document is maintained by Accellera (formerly Open Verilog International), an independent organization. Verilog-AMS is a superset that includes Verilog-A and the Verilog Hardware Description Language IEEE 1364-2001, or later.

“VHDL-A(MS)” refers to the analog subset of VHDL-AMS described above.

“Verilog-A(MS)” refers to the analog subset of Verilog-AMS described above.

In addition, the “IEEE Standard Multivalued Logic System for VHDL Model Interoperability (Std_logic_1164)”, designated IEEE Std. 1164-1993 or later, is required to promote common digital data types for .ibs files referencing VHDL-AMS. Also, the Accellera Verilog-AMS Language Reference Manual Version 2.2 or later, is required to promote common digital data types for .ibs files referencing Verilog-AMS.

Note that, for the purposes of this section, keywords, subparameters and other data used without reference to the external languages just described are referred to collectively as “native” IBIS.

6.3.3 OVERVIEW:

The four keyword pairs discussed in this [chapter section](#) can be separated into two groups based on their functionalities. The [External Model], [End External Model], [External Circuit], and [End External Circuit] keywords are used as pointers to the models described by one of the external languages. The [Node Declarations], [End Node Declarations], [Circuit Call], and [End Circuit Call] keywords are used to describe how [External Circuit]s are connected to each other and/or to the die pads.

The [External Model] and [External Circuit] keywords are very similar in that they both support the same external languages, and they can both be used to describe passive and/or active circuitry. The key difference between the two keywords is that [External Model] can only be placed under the [Model] keyword, while [External Circuit] can only be placed outside the [Model] keyword, as illustrated in the portion of the keyword hierarchy, shown above.

The intent behind [External Model] is to provide an upgrade path from native IBIS [Model]s to the external languages (one exception to this is the support for true differential buffers). Thus, the [External Model] keyword can be used to replace the usual I-V and V-T tables, C_comp, C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, C_comp_gnd_clamp subparameters,

Formatted: Heading 3, Space After: 0 pt

Formatted: Heading 3, Space After: 0 pt

Formatted: Centered

[Ramp], [Driver Schedule], [Submodel] keywords, etc. of a [Model] by any modeling technique that the external languages allow. For [External Model]s, the connectivity, test load and specification parameters (such as Vinh and Vinl) are preserved from the [Model] keyword and the EDA tool is expected to carry out the same types of connections and measurements as ~~are~~ usually done with the [Model] keyword. The only difference is that the model itself is described by an external language.

In the case of the [External Circuit], however, one can model a circuit having any number of ports (see definitions below). For example, the ports may include impedance or buffer strength selection controls in addition to the usual signal and supply connections. The connectivity of an [External Circuit] is defined by the [Node Declarations] and [Circuit Call] keywords. Currently, the test loads and measurement parameters for an [External Circuit] can only be defined inside the model description itself. The results of measurements can be reported to the user or tool via other means.

The [Circuit Call] keyword acts similarly to subcircuit calls in SPICE, instantiating ~~and connecting~~ the various [External Circuit]s and ~~connecting them together optionally passing parameters to them~~. Please note that models described by the [External Model] keyword are connected according to the rules and assumptions of the [Model] keyword. [Circuit Call] is not necessary for these cases and must not be used.

6.3.4 DEFINITIONS:

For the purposes of this document, several general terms are defined below.

circuit - any arbitrary collection of active or passive electrical elements treated as a unit

node - any electrical connection point; also called die node (may be digital or analog; may be a connection internal to a circuit or between circuits)

pad - a special case of a node. A pad connects a buffer or other circuitry to a package; also called die pad.

port - access point in an [External Model] or [External Circuit] definition for digital or analog signals

pseudo-differential circuits - combination of two single-ended circuits which drive and/or receive complementary signals, but where no internal current relationship exists between them

true differential circuits - circuits where a current relationship exists between two outputs or inputs which drive or receive complementary signals

6.3.5 GENERAL ASSUMPTIONS:

PORTS UNDER [MODEL]S:

The use of ports under native IBIS must be understood before the multi-lingual extensions can be correctly applied. The [Model] keyword assumes, but does not explicitly require, naming ports on circuits. These ports are automatically connected by IBIS-compliant tools without action by the user. For example, the [Voltage Reference] keyword implies the existence of power supply rails which are connected to the power supply ports of the circuit described by the [Model] keyword.

Formatted: Heading 3, Space After: 0 pt

Formatted: Heading 3, Space After: 0 pt

Formatted: Centered

For multi-lingual modeling, ports must be explicitly named in the [External Model] or [External Circuit]; the ports are no longer assumed by EDA tools. To preserve compatibility with the assumptions of [Model], a list of pre-defined port names has been created where the ports are reserved with fixed functionality. These reserved ports are defined in [Table 12](#).

Table 12 – Port Names in Multi-Lingual Modeling

Port	Name	Description
1	D_drive	Digital input to a model unit
2	D_enable	Digital enable for a model unit
3	D_receive	Digital receive port of a model unit, based on data on A_signal (and/or A_signal_pos and A_signal_neg)
4	A_puref	Voltage reference port for pullup structure
5	A_pcref	Voltage reference port for power clamp structure
6	A_pdref	Voltage reference port for pulldown structure
7	A_gcref	Voltage reference port for ground clamp structure
8	A_signal	I/O signal port for a model unit
9	A_extref	External reference voltage port
10	D_switch	Digital input for control of a series switch model
11	A_gnd	Global Simulator global reference node voltage port
12	A_pos	Non-inverting port for series or series switch models
13	A_neg	Inverting port for series or series switch models
14	A_signal_pos	Non-inverting port of a differential model
15	A_signal_neg	Inverting port of a differential model

The first letter of the port name designates it as either digital (“D”) or analog (“A”). Reserved ports 1 through 13 are assumed or implied under the native IBIS [Model] keyword. Again, for multi-lingual models, these ports must be explicitly assigned by the user in the model if their functions are to be used. A_gnd is a ~~universal-simulator global~~ reference node, similar to SPICE ideal node “0.” Ports 14 and 15 are only available under [External Model] for support of true differential buffers.

Under the [Model] description, power and ground reference ports are created and connected by IBIS-compliant tools as defined by the [Power Clamp Reference], [GND Clamp Reference],

[Pullup Reference], [Pulldown Reference] and/or [Voltage Range] keywords. The A_signal port is connected to the die pad, to drive or receive an analog signal.

PORTS UNDER [EXTERNAL MODEL]S:

The [External Model] keyword may only appear under the [Model] keyword and it may only use the same ports as assumed with the native IBIS [Model] keyword. However, [External Model] requires that reserved ports be explicitly declared in the referenced language(s); tools will continue to assume the connections to these ports.

For [External Model], reserved analog ports are usually assumed to be die pads. These ports would be connected to the component pins through [Package Model]s or [Pin] parasitics. Digital ports under [External Model] would connect to other internal digital circuitry.

Two standard [Model] structures—an I/O buffer and a Series Switch—are shown, with their associated port names, in [Figure 2000Figure 20Figure 19](#) and [Figure 2100Figure 21Figure 20](#).




Figure 2020202020201110 – Port Names for I/O Buffer

–Port Names for I/O Buffer




Figure 2121212121211211 – Port Names for Series Switch

–Port Names for Series Switch

PORTS UNDER [EXTERNAL CIRCUIT]S:

The [External Circuit] keyword allows the user to define any number of ports and port functions on a circuit. The [Circuit Call] keyword instantiates [External Circuit]s and connects their ports to specific die nodes (this can include pads). In this way, the ports of an [External Circuit] declaration become specific component die nodes. Note that, if reserved digital port names are used with an

Formatted: Heading 4, Space After: 0 pt

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

Formatted: Figure caption, Space After: 0 pt

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

Formatted: Heading 4, Space After: 0 pt

Formatted: Centered

[External Circuit], those ports will be connected automatically as defined in the port list above (under [External Circuit], reserved analog port names do not retain particular meanings).

Figure 2200 illustrates the use of [External Circuit]. Buffer A is an instance of [External Circuit] "X". Similarly, Buffer B is an instance of [External Circuit] "Z". These instances are created through [Circuit Call]s. [External Circuit] "Y" defines an on-die interconnect circuit. Nodes "a" through "e" and nodes "f" through "j" are specific instances of the ports defined for [External Circuit]s "X" and "Z". These ports become the internal nodes of the die and must be explicitly declared with the [Node Declarations] keyword. The "On-die Interconnect" [Circuit Call] creates an instance of the [External Circuit] "Y" and connects the instance with the appropriate power, signal, and ground die pads. The "A" and "B" [Circuit Call]s connect the individual ports of each buffer instance to the "On-die Interconnect" [Circuit Call].

Note that the "Analog Buffer Control" signal is connected directly to the pad for pin 3. This connection is also made through an entry under the [Circuit Call] keyword.




Figure 2200 – Example Showing [External Circuit] Ports
– Example Showing [External Circuit] Ports

The [Model], [External Model] and [External Circuit] keywords (with [Circuit Call]s and [Node Declarations] as appropriate) may be combined together in the same .ibs file or even within the same [Component] description.

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

Formatted: Figure caption, Space After: 0 pt

Formatted: Centered

PORT TYPES AND STATES:

Formatted: Heading 4, Space After: 0 pt

The intent of native IBIS is to model the circuit block between the region where analog signals are of interest, and the digital logic domain internal to the component. For the purposes of this discussion, the IBIS circuit block is called a “model unit” in [Figure 23](#) and [Figure 24](#) and the document text below.

The multi-lingual modeling extensions maintain and expand this approach, assuming that both digital signals and/or analog signals can move to and from the model unit. All VHDL-AMS and Verilog-AMS models, therefore, must have digital ports and analog ports. In certain cases, digital ports may not be required, as in the case of interconnects; see [External Circuit] below. Routines to convert signals from one format to the other are the responsibility of the model author.

Digital ports under AMS languages must follow certain constraints on type and state. In VHDL-AMS models, analog ports must have type “electrical”. Digital ports must have type “std_logic” as defined in IEEE Standard Multivalued Logic System for VHDL Model Interoperability (Std_logic_1164), or later. In Verilog-AMS models, analog ports must be of discipline “electrical” or a subdiscipline thereof. Digital ports must be of discipline “logic” as defined in the Accellera Verilog-AMS Language Reference Manual Version 2.2, or later and be constrained to states as defined in IEEE Std. 1164-1993, or later.

The digital ports delivering signals to the AMS model, D_drive, D_enable, and D_switch, must be limited to the ‘1’ or ‘0’ states for VHDL-AMS, or, equivalently, to the 1 or 0 states for Verilog-AMS. The D_receive digital port may only have the ‘1’, ‘0’, or ‘X’ states in VHDL-AMS, or, equivalently, the 1, 0, or X states in Verilog-AMS. All digital ports other than the foregoing predefined ports may use any of the logic states allowed by IEEE Std. 1164-1993, or later.

SPICE, IBIS-ISS, VHDL-A(MS), Verilog-A(MS) versus VHDL-AMS and VERILOG-AMS:

SPICE, IBIS-ISS, VHDL-A(MS), Verilog-A(MS) cannot process digital signals. All SPICE, IBIS-ISS, VHDL-A(MS), Verilog-A(MS) input and output signals must be in analog format.

Consequently, IBIS multi-lingual models using SPICE, IBIS-ISS, VHDL-A(MS) or Verilog-A(MS) require analog-to-digital (A_to_D) and/or digital-to-analog (D_to_A) converters to be provided by the EDA tool. The converter subparameters are declared by the user, as part of the [External Model] or [External Circuit] syntax, with user-defined names for the ports which connect the converters to the analog ports of the SPICE, IBIS-ISS, VHDL-A(MS), or Verilog-A(MS) model. The details behind these declarations are explained in the keyword definitions below.

The electrical output characteristics of D_to_A converters are equivalent to ideal voltage sources having a zero ohm output impedance, and the electrical input characteristics of A_to_D converters are equivalent to ideal voltage probes, having an infinite input impedance.

To summarize, Verilog-AMS and VHDL-AMS contain all the capability needed to ensure that a model unit consists of only digital ports and/or analog ports. SPICE, IBIS-ISS, VHDL-A(MS) and Verilog-A(MS), however, need extra data conversion, provided by the EDA tool, to ensure that any digital signals can be correctly processed.

Formatted: Centered




Figure 2323232323231413 – AMS Model Unit, Using an I/O Buffer as an Example

–AMS Model Unit, Using an I/O Buffer as an Example

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

Formatted: Figure caption, Space After: 0 pt




Figure 2424242424241514 – An Analog-Only Model Unit, Using an I/O Buffer as an Example

–An Analog-Only Model Unit, Using an I/O Buffer as an Example

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

Formatted: Figure caption, Space After: 0 pt

6.3.6 KEYWORD-KEYWORD_DEFINITIONSDEFINITIONS

Keywords: [External Model], [End External Model]

Required: No

Description: Used to reference an external file written in one of the supported languages containing an arbitrary circuit definition, but having ports that are compatible with the [Model] keyword, or having ports that are compatible with the [Model] keyword plus an additional signal port for true differential buffers.

Sub-Params: Language, Corner, Parameters, Converter_Parameters, Ports, D_to_A, A_to_D

Formatted: Centered

Usage Rules: The [External Model] keyword must be positioned within a [Model] section and it may only appear once for each [Model] keyword in a .ibs file. It is not permitted under the [Submodel] keyword.

[Circuit Call] may not be used to connect an [External Model].

A native IBIS [Model] ~~keyword~~'s data may be incomplete if the [Model] correctly references an [External Model]. Any native IBIS keywords that are used in such a case must contain syntactically correct data and subparameters according to native IBIS rules. In all cases, [Model]s which reference [External Model]s must include the following keywords and subparameters:

Model_type
 Vinh, Vinl (as appropriate to Model_type)
 [Voltage Range] and/or [Pullup Reference], [Pulldown Reference], [POWER Clamp Reference], [GND Clamp Reference], [External Reference]
 [Ramp]

In models without the [External Model] keyword, data for [Ramp] should be measured using a load that conforms to the recommendations in Section 9, "NOTES ON DATA DERIVATION METHOD". However, when used within the scope of [External Model], the [Ramp] keyword is intended strictly to provide EDA tools with a quick first-order estimate of driver switching characteristics. When using [External Model], therefore, data for [Ramp] may be measured using a different load, if it results in data that better represent the driver's behavior in standard operation. Also in this case, the R_load subparameter is optional, regardless of its value, and will be ignored by EDA tools. For example, the 20% to 80% voltage and time intervals for a differential buffer may be measured using the typical differential operating load appropriate to that buffer's technology. Note that voltage and time intervals must always be recorded explicitly rather than as a reduced fraction, in accordance with [Ramp] usage rules.

The following keywords and subparameters may be omitted, regardless of Model_type, from a [Model] using [External Model]:

C_comp, C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, C_comp_gnd_clamp
 [Pulldown], [Pullup], [POWER Clamp], [GND Clamp]

Subparameter Definitions:

Language:

Accepts "SPICE", "IBIS-ISS", "VHDL-AMS", "Verilog-AMS", "VHDL-A(MS)" or "Verilog-A(MS)" as arguments. The Language subparameter is required and must appear only once.

Corner:

Three entries follow the Corner subparameter on each line:

corner_name file ~~name-reference~~ circuit_name

The corner_name entry is "Typ", "Min", or "Max". The file ~~name-reference~~ entry points to ~~the a~~ ~~referenced~~ file that resides in the same directory as the .ibs file or in a relative path under that directory.

Up to three Corner lines are permitted. A "Typ" line is required. If "Min" and/or "Max" ~~data~~ ~~is~~ ~~data~~ ~~are~~ missing, the tool may use "Typ" data in its place. However, the tool should notify the user of this action.

Formatted: Centered

Models instantiated by corner_name "Min" describe slow, weak performance, and models instantiated by corner_name "Max" describe fast, strong performance.

The circuit_name entry provides the name of the circuit to be simulated within the referenced file. For SPICE and IBIS-ISS files, this is normally a ".subckt" name. For VHDL-AMS files, this is normally an "entity(architecture)" name pair. For Verilog-AMS files, this is normally a "module" name.

No character limits, case-sensitivity limits or extension conventions are required or enforced for file_name-reference and circuit_name entries. However, the total number of characters in each Corner line must shall comply with the rules in Section 3.3.2, "GENERAL SYNTAX RULES AND GUIDELINES". Furthermore, lower-case file_name-reference entries are recommended to avoid possible conflicts with file naming conventions under different operating systems. Case differences between otherwise identical file_name-reference entries or circuit_name entries should be avoided. External languages may not support case-sensitive distinctions.

Parameters:

Lists names of parameters that can be passed into an external model file. Each Parameters entry must shall match a name or keyword in the external file or language. The list of Parameters may span several lines by using the word Parameters at the start of each line. The Parameters subparameter is optional, and the external model must shall operate with default settings without any Parameters assignments.

Parameter passing is not supported in SPICE. VHDL-AMS and VHDL-A(MS) parameters are supported using "generic" names, and Verilog-AMS and Verilog-A(MS) parameters are supported using "parameter" names. IBIS-ISS parameters are supported for all IBIS-ISS parameters which are defined on the subcircuit definition line.

Parameters are locally scoped under each [External Model] keyword, i.e., the same parameter under two different [External Model] will have independent values.

The parameter(s) listed under the Parameters subparameter may optionally be followed by an equal sign and a numeric, Boolean or string literal or a reference to a parameter name which is located in a parameter tree. The reference must shall begin with a file_name-reference, followed by an open parentheses-parenthesis and a tree root name, a new open parentheses-parenthesis for any branch names (including the Reserved_Parameters or Model_Specific branch names if present in the tree) and the parameter name, and a matching set of closing parentheses. Spaces are allowed in the reference following the file_name-reference. The file reference may point to any file which contains one or more parameter trees. ~~The files referenced must be located in the same directory as the .ibs file containing the reference.~~ The file names of parameter definition files must shall follow the rules for file names given in Section 3.2.3, "GENERAL SYNTAX RULES AND GUIDELINES". In addition, file names using only a stem (e.g., xyz) or a stem and an ending period with and no extensions (e.g., xyz.) or with just a dot (e.g., xyz.) are permitted. IBIS file formats except .ami (e.g., .ibs, .pkg, ~~and~~ .ebd ~~and~~ .ims) do not contain parameter trees and are not permitted as parameter definition files. Parameter definition files may only contain parameter trees using the tree syntax described in IBIS in Section 10.3 with the following exceptions and additions:

The following rules apply to parameter trees located in parameter definition files whose file name extension is not ".ami".

- a) The parameter tree must shall not contain the Reserved_Parameters branch.

- b) The parameter tree ~~must~~shall contain the Model_Specific branch.
- c) The parameter tree may only contain Usage Info parameters.

The following rules ~~must~~shall be observed when [External Model] parameters or converter parameters reference parameters located in external parameter definition files.

- a) Usage Info parameters may be referenced in any external parameter definition file with or without the “-ami” extension.
- b) Usage In parameters may be referenced in any parameter definition file whose file name extension is “-ami”.
- c) Usage Dep parameters may also be referenced in an AMI parameter definition file under the following conditions:
 - the [External Model] keyword is located under a [Model] keyword which also contains an [Algorithmic Model] keyword,
 - the [External Model] ~~keyword~~'s parameter and the [Algorithmic Model] keyword point to the same “-ami” file,
 - the AMI parameter definition file contains the parameter AMI_Resolve_Exists with a value of True.

If all of these conditions are satisfied, the EDA tool ~~must~~shall execute the AMI_Resolve function in the executable model defined by the [Algorithmic Model] keyword to resolve the value of any Usage Dep parameter before passing its value to the [External Model] (see Section 10.2.3).

Note that in the case when a parameter is located in a .ami file and it is of Usage In, the parameter value will be passed into the AMI executable model but this does not mean that the same parameter couldn't be used by other model(s) which are instantiated through [External Model] or [External Circuit]. Parameters described in parameter trees cannot be of AMI Format Table, Gaussian, Dual-Dirac or DjRj.

Multiple parameters may only be listed on a single line if no value assignments are made. When the Parameters line includes a parameter value assignment, each parameter must be listed on a new line. String literals must be enclosed in double quotes.

The EDA tool may provide additional means to the user to assign values to Parameters. This may include the option to override the values provided in the .ibs file, to allow the user to make selections for multi-valued parameters in the parameter tree, or to provide values for uninitialized Parameters.

Converter_Parameters:

This optional subparameter lists and initializes parameter names to be used as arguments for the A_to_D and/or D_to_A converter(s) of the [External Model] keyword under which it appears. The list of Converter_Parameters may span several lines by using the word Converter_Parameters at the start of each line. Any A_to_D or D_to_A argument which is entered as a parameter must be declared and initialized with the Converter_Parameters subparameter.

Converter_Parameters are locally scoped under each [External Model] keyword, i.e., the same converter parameter under two different [External Model]s will have independent values.

The Converter_Parameters subparameter must-shall contain one parameter name per line, which must-shall be followed by an equal sign and a constant numeric literal or a reference to a parameter name which is located in a parameter tree. The reference must-shall begin with a file namereference, followed by an open parentheses-parenthesis and a ~~the~~ tree root name, a new open parentheses-parenthesis for any branch names (including the Reserved_Parameters or Model_Specific branch names if present in the tree) and the parameter name, and a matching set of closing parentheses. Spaces are allowed in the reference following the file namereference. The file reference may point to any file which contains one or more parameter trees. ~~The files referenced must be located in the same directory as the .ibs file containing the reference.~~ The file names of parameter definition files must-shall follow the rules for file names given in Section 3.23, “GENERAL GENERAL SYNTAX RULES AND GUIDELINES SYNTAX RULES AND GUIDELINES”. In addition, file names using only a stem (e.g., xyz) or a stem and an ending period with and no extension-s (e.g., xyz.) or with just a dot (e.g., xyz.) are permitted. IBIS file formats except .ami (e.g., .ibs, .pkg, .ebd, and .ebdjms) do not contain parameter trees and are not permitted as parameter definition files. Parameter definition files may only contain parameter trees using the tree syntax described in IBIS in Section 10.3 with the following exceptions and additions:

The following rules apply to parameter trees located in parameter definition files whose file name extension is not “.ami”.

- d)a) _____ The parameter tree must-shall not contain the Reserved_Parameters branch.
- e)b) _____ The parameter tree must-shall contain the Model_Specific branch.
- f)c) _____ The parameter tree may only contain Usage Info parameters.

Formatted: Numbered + Level: 1 + Numbering Style: a, b, c, ... + Start at: 1 + Alignment: Left + Aligned at: 0.25" + Indent at: 0.5"

The following rules must-shall be observed when [External Model] parameters or converter parameters reference parameters located in external parameter definition files.

- d)a) _____ Usage Info parameters may be referenced in any external parameter definition file with or without the “.ami” extension.
- e)b) _____ Usage In parameters may be referenced in any parameter definition file whose file name extension is “.ami”.
- f)c) _____ Usage Dep parameters may also be referenced in an AMI parameter definition file under the following conditions:
 - the [External Model] keyword is located under a [Model] keyword which also contains an [Algorithmic Model] keyword,
 - the [External Model] keyword's parameter and the [Algorithmic Model] keyword point to the same AMI parameter definition file,
 - the AMI parameter definition file contains the parameter AMI_Resolve_Exists with a value of True.

Formatted: Numbered + Level: 1 + Numbering Style: a, b, c, ... + Start at: 1 + Alignment: Left + Aligned at: 0.25" + Indent at: 0.5"

If all of these conditions are satisfied, the EDA tool shall/must execute the AMI_Resolve function in the executable model defined by the [Algorithmic Model] keyword to resolve the value of any Usage Dep parameter before passing its value to the [External Model] (see Section 10.2.3).

Note that in the case when a parameter is located in a .ami file and it is of Usage In, the parameter value will be passed into the AMI executable model but this does not mean that the same parameter couldn't be used by other model(s) which are instantiated through [External Model] or [External Circuit]. Converter_Parameters described in parameter trees cannot be of AMI Format Table, Gaussian, Dual-Dirac or DjRj.

Formatted: Centered

The EDA tool may provide additional means to the user to make assignments to Converter_Parameters. This may include the option to override the values provided in the .ibs file, or to allow the user to make selections for multi-valued parameters in the parameter tree.

Ports:

Ports are interfaces to the [External Model] which are available to the user and tool at the IBIS level. They are used to connect the [External Model] to die pads. The Ports parameter is used to identify the ports of the [External Model] to the simulation tool. The port assignment is by position and the port names do not have to match exactly the names inside the external file. The list of port names may span several lines if the word Ports is used at the start of each line.

Model units under [External Model] may only use reserved ports. The reserved, pre-defined port names are listed in the General Assumptions heading above. As noted earlier, digital and analog reserved port functions will be assumed by the tool and connections made accordingly. All the ports appropriate to the particular Model_type subparameter entry must be explicitly listed (see below). Note that the user may connect SPICE, IBIS-ISS, Verilog-A(MS) and VHDL-A(MS) models to A_to_D and D_to_A converters using custom names for analog ports within the model unit, as long as the digital ports of the converters use the digital reserved port names.

The rules for pad connections with [External Model] are identical to those for [Model]. The [Pin Mapping] keyword may be used with [External Model]s but is not required. If used, the [External Model] specific voltage supply ports—A_puref, A_pdref, A_gcref, A_pcref, and A_extref—are connected as defined under the [Pin Mapping] keyword. In all cases, the voltage levels connected on the reserved supply ports are defined by the [Power Clamp Reference], [GND Clamp Reference], [Pullup Reference], [Pulldown Reference], and/or [Voltage Range] keywords, as in the case of [Model].

Digital-to-Analog/Analog-to-Digital Conversions:

These subparameters define all digital-to-analog and analog-to-digital converters needed to properly connect digital signals with the analog ports of referenced external SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) models. These subparameters must be used when [External Model] references a file written in the SPICE, IBIS-ISS, Verilog-A(MS), or VHDL-A(MS) languages. They are not permitted with Verilog-AMS or VHDL-AMS external files.

D_to_A:

As assumed in [Model], some interface ports of [External Model] circuits expect digital input signals. As SPICE, IBIS-ISS, Verilog-A(MS), or VHDL-A(MS) models understand only analog signals, some conversion from digital to analog format is required. For example, input logical states such as “0” or “1”, implied in [Model], must be converted to actual input voltage stimuli, such as a voltage ramp, for SPICE simulation.

The D_to_A subparameter provides information for converting a digital stimulus, such as “0” or “1”, into an analog voltage ramp (a digital “X” input is ignored by D_to_A converters). Each digital port which carries data for conversion to analog format must have its own D_to_A line.

The D_to_A subparameter is followed by eight or optionally nine arguments:

```
d_port port1 port2 vlow vhigh trise tfall corner_name polarity
```

The d_port entry holds the name of the digital port. This entry is used for the reserved port names D_drive, D_enable, and D_switch. The port1 and port2 entries hold the SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) analog input port names across which voltages are specified. These

Formatted: Centered

entries are used for the user-defined port names, together with another port name, used as a reference.

Normally port1 accepts an input signal and port2 is the reference for port1. However, for an opposite polarity stimulus, port1 could be connected to a reference port and port2 could serve as the input. In some situations, such as in the case of a true differential buffer model, it might be desirable to provide two D_to_A converters, one to drive the Non-Inverting input and the other one to drive the Inverting input. In this case the D_to_A converters may be defined with the polarity argument, one with the value Non-Inverting and the other with the value Inverting.

The vlow and vhigh entries accept analog voltage values which must correspond to the digital off and on states, where the vhigh value must be greater than the vlow value. When polarity is Non-Inverting, vlow corresponds to the digital off state '0', vhigh corresponds to the digital on state '1', trise corresponds to the analog edge rate going from the digital off to on state, and tfall corresponds to the analog edge rate going from the digital on to off state. When polarity is Inverting, the analog behavior corresponds to the opposite digital states. For example, a 3.3 V ground-referenced buffer would list vlow as 0 V and vhigh as 3.3 V. For a Non-Inverting D_to_A converter, a rising edge in D_drive would result in a transition from 0 V to 3.3 V, and for an Inverting D_to_A converter, a rising edge in D_drive would result in a transition from 3.3 V to 0 V. The trise and tfall entries are times, must be positive, and define input ramp rise and fall times between 0 and 100 percent.

The vlow, vhigh, trise and tfall arguments may be defined by parameter names, which must be declared and initialized by one or more Converter_Parameters subparameter.

The corner_name entry holds the name of the external model corner being referenced, as listed under the Corner subparameter.

The last argument, polarity, is optional. If present, its value must be "Inverting" or "Non-Inverting". If the argument is not present, "Non-Inverting" is in effect. The polarity argument may only be used with D_to_A converters which are connected to the d_port name D_drive. If the polarity argument is used, two D_to_A converter lines are required, one defined as Non-Inverting and another defined as Inverting.

At least one D_to_A line must be present, corresponding to the "Typ" corner model, for each digital line to be converted. Additional D_to_A lines for other corners may be omitted. In this case, the typical corner D_to_A entries will apply to all model corners and the "Typ" corner_name entry may be omitted if the polarity argument is not present. When the polarity argument is present, the corner_name argument must also be present.

A_to_D:

The A_to_D subparameter is used to generate a digital state ("0", "1", or "X") based on analog voltages generated by the SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) model or analog voltages present at the pad/pin. This allows an analog signal from the external SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) circuit or pad/pin to be read as a digital signal by the simulation tool.

The A_to_D subparameter is followed by six arguments:

```
d_port port1 port2 vlow vhigh corner_name
```

The d_port entry lists the reserved port name D_receive. As with D_to_A, the port1 entry would normally contain the reserved name A_signal (see below) or a user-defined port name, while port2 may list any other analog reserved port name, used as a reference. The voltage measurements are

Formatted: Centered

taken in this example from the port1 entry with respect to the port2 entry. These ports must also be named by the Ports subparameter.

The vlow and vhigh entries list the low and high analog threshold voltage values. The reported digital state on D_receive will be “0” if the measured voltage is lower than the vlow value, “1” if above the vhigh value, and “X” otherwise.

The vlow and vhigh arguments may be defined by parameter names, which must be declared and initialized by one or more Converter_Parameters subparameter.

The corner_name entry holds the name of the external model corner being referenced, as listed under the Corner subparameter.

At least one A_to_D line must be supplied corresponding to the “Typ” corner model. Other A_to_D lines for other corners may be omitted. In this case, the typical corner A_to_D entries will apply to all model corners.

IMPORTANT: measurements for receivers in IBIS are normally assumed to be conducted at the die pads/pins. In such cases, the electrical input model data comprises a “load” which affects the waveform seen at the pads. However, for [\[External models-Models, the user may choose whether to measure the analog input response at the die pads or inside the circuit \(this does not preclude tools from reporting digital D_receive and/or analog port responses in addition to at-pad-buffer terminal A_signal response\)](#). If at ~~at-pad-buffer terminal~~ measurements are desired, the A_signal port would be named in the A_to_D line under port1. The A_to_D converter then effectively acts “in parallel” with the load of the circuit. If internal measurements are desired (e.g., if the user wishes to view the signal after processing by the receiver), the user-defined signal port would be named in the A_to_D line under port1. The A_to_D converter is effectively “in series” with the receiver model. The vhigh and vlow parameters should be adjusted as appropriate to the measurement point of interest. In this case, both A_signal port and user-defined signal ports shall be listed in the Ports subparameter

Note that, while the port assignments and SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) model must be provided by the user, the D_to_A and A_to_D converters will be provided automatically by the tool (the converter parameters must still be declared by the user). There is no need for the user to develop external SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) code specifically for these functions.

A conceptual diagram of the port connections of a SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) [External Model] is shown in [Figure 2500](#)~~Figure 25~~[Figure 24](#). The example illustrates an I/O buffer. Note that the drawing implies that the D_receive state changes in response to the analog signal my_receive, not A_signal:




Figure 25252525251615 – Multi-lingual Example of an [External Model] I/O Buffer using SPICE, Verilog-A(MS), or VHDL-A(MS)

g) – Example of an [External Model] I/O Buffer Using SPICE, Verilog-A(MS), or VHDL-A(MS) Example

Formatted: Figure caption, Left, Space After: 0 pt

Formatted: Figure caption, No bullets or numbering

Pseudo-Differential Buffers:

Pseudo-differential buffers may be described using a pair of [External Model]s which may or may not be identical. Each of the analog I/O signal ports (usually A_signal) is connected to a specific pad through the [Pin] list in the usual fashion, and the two ports are linked together as a differential pair through the [Diff Pin] keyword.

The reserved signal name A_signal is required for the I/O signal ports of [External Model]s connected to pads used in a pseudo-differential configuration.

Users should note that, in pseudo-differential buffers, only one formal signal port is used to stimulate the two [External Model] digital inputs (D_drive). One of these inputs will reflect the timing and polarity of the formal signal port named by the user, while the other input is inverted and (potentially) delayed with respect to the formal port as defined under the [Diff Pin] keyword. THIS SECOND PORT IS AUTOMATICALLY CREATED BY THE SIMULATION TOOL.

Users do not have to create special structures to invert or delay the driven digital signal. Simulation tools will correctly implement the two input ports once the [Diff Pin] keyword has been detected in the .ibs file. This approach is identical to that used in native IBIS.


The D_to_A adapters used for SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) files can be set up to control ports on pseudo-differential buffers. If SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) is used as an external language, the [Diff Pin] vdiff subparameter overrides the contents of vlow and vhigh under A_to_D.

IMPORTANT: For pseudo-differential buffers under [External Model], the analog input response may only be measured at the die pads. The [Diff Pin] parameter is required, and controls both the

Formatted: Centered

polarity and the differential thresholds used to determine the D_receive port response (the D_receive port will follow the state of the non-inverting pin/pad as referenced to the inverting pin/pad). For SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) models, the A_to_D line must name the A_signal port under either port1 or port2, as with a single-ended buffer. The A_to_D converter then effectively acts “in parallel” with the load of the buffer circuit. The vhigh and vlow parameters will be overridden by the [Diff Pin] vdiff declarations.

The port relationships are shown in [Figure 2600](#)~~Figure 26~~~~Figure 25~~.



* This signal is automatically created, by inverting and delaying D_drive based on the information in [Diff Pin].

** Pseudo-differential buffers must have A_to_D entries, but D_receive is determined by the state of A_signal (Inverting) and A_signal (Non-inverting) according to the [Diff Pin] declaration.

*** D_enable is shared between the separate buffers. This sharing is handled by the EDA tool.


Figure 26262626261716 – Example SPICE, IBIS-ISS, Verilog A(MS) or VHDL-A(MS) Multi-lingual Pseudo-differential I/O Implementation Illustration Buffers – Example SPICE, IBIS-ISS, Verilog A(MS) or VHDL-A(MS) Implementation

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

Formatted: Centered

Figure 27 illustrates the same concepts with a *-AMS model. Note that the state of D_receive is determined by the tool automatically by observing the A_signal ports. The outputs of the actual receiver circuits in the *-AMS models are not used for determining D_receive.



- * This signal is automatically created, by inverting and delaying D_drive based on the information in [Diff Pin] (digital output will be based on evaluation of signals %% and %% also using [Diff Pin]).
- ** D_receive for pseudo-differential buffers is determined by the state of A_signal (Inverting) and A_signal (Non-inverting) according to the [Diff Pin] declaration.
- *** D_enable is shared between the separate buffers. This sharing is handled by the EDA tool.

Figure 27 Example Multi-lingual *-AMS I/O Buffers Implementation
Example *-AMS Implementation Illustration

Formatted: Normal, Space After: 0 pt

Formatted: Check spelling and grammar

Field Code Changed

Formatted: Keep with next

Formatted: Figure caption, Left

Formatted: Centered

Two additional differential timing test loads are available:

Rref_diff, Cref_diff

These subparameters are also available under the [Model Spec] keyword for typical, minimum, and maximum corners.

These timing test loads require both sides of the differential model to be operated. They can be used with the existing timing test loads Rref, Cref, and Vref. The existing timing test loads and Vmeas are used if Rref_diff and Cref_diff are NOT given.

True Differential Models:

True differential buffers may be described using [External Model]. In a true differential [External Model], the differential I/O ports which connect to die pads use the reserved names A_signal_pos and A_signal_neg, as shown in [Figure 28](#).




Figure 28 – Port Names for True Differential I/O Buffer

–Port Names for True Differential I/O Buffer

IMPORTANT: All true differential models under [External Model] assume single-ended digital port connections (D_drive, D_enable, D_receive).

The [Diff Pin] keyword is still required within the same [Component] definition when [External Model] describes a true differential buffer. The [Model] names or [Model Selector] names referenced by the pair of pins listed in an entry of the [Diff Pin] MUST be the same.

The D_to_A or A_to_D adapters used for SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) files may be set up to control or respond to true differential ports. An example is shown in [Figure 29](#).

Formatted: Keep with next

Formatted: Figure caption, Left

Formatted: Centered




Figure 2929292929292019 -- Example SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) Multi-lingual Implementation of a True Differential Buffer

-- Example SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) Implementation of a True Differential Buffer

If at-buffer terminal pad or at-pin measurement using a SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) [External Model] is desired, the vlow and vhigh entries under the A_to_D subparameter must be consistent with the values of the [Diff Pin] vdiff subparameter entry (the vlow value must match -vdiff, and the vhigh value must match +vdiff). The logic states produced by the A_to_D conversion follow the same rules as for single-ended buffers, listed above. An example is shown at the end of this section.

IMPORTANT: For true-differential buffers under [External Model], the user can choose whether to measure the analog input response at the die pads or internal to the circuit (this does not preclude tools from reporting digital D_receive and/or analog responses in addition to at-pad-buffer terminal A_signal response). If at-pad-buffer terminal measurements for a SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) model are desired, the A_signal_pos port would be named in the A_to_D line under port1 and A_signal_neg under port2. The A_to_D converter then effectively acts “in parallel” with the load of the buffer circuit. If internal measurements are desired (e.g., if the user wishes to view the signal after processing by the input buffer), the user-defined analog signal port would be named in the A_to_D line under port1 the ports in the A to D line would name either two user-defined analog output signal port names (if the input buffer’s output is differential), or one user-defined analog output signal port name and a reserved or user-defined reference port name (if the input buffer’s output is single-ended). The A_to_D converter is “in series” with the receiver buffer model. The vhigh and vlow parameters should be adjusted appropriate to the measurement point of interest, so long as they are consistent with the [Diff Pin] vdiff declarations. In this

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

Formatted: Centered

case, A_signal_pos and A_signal_neg ports and user-defined signal ports shall be listed in the Ports subparameter.

Note that the thresholds refer to the state of the non-inverting signal, using the inverting signal as a reference. Therefore, the output signal is considered high when, for example, the non-inverting input is +200 mV above the inverting input. Similarly, the output signal is considered low when the same non-inverting input is -200 mV “above” the inverting input.

EDA tools will report the state of the D_receive port for true differential *-AMS [External Model]s according to the AMS code written by the model author; the use of [Diff Pin] does not affect the reporting of D_receive in this case. EDA tools are free to additionally report the state of the I/O pads according to the [Diff Pin] vdiff subparameter.

For SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) and *-AMS true differential [External Model]s, the EDA tool must not override or change the model author’s connection of the D_receive port.

Four additional Model_type arguments are available under the [Model] keyword. One of these must be used when an [External Model] describes a true differential model:

I/O_diff, Output_diff, 3-state_diff, Input_diff

Two additional differential timing test loads are available:

Rref_diff, Cref_diff

These subparameters are also available under the [Model Spec] keyword for the typical, minimum, and maximum corner cases.

These timing test loads require that both the inverting and non-inverting ports of the differential model refer to valid buffer model data (not terminations, supply rails, etc.). The differential test loads may also be combined with the single-ended timing test loads Rref, Cref, and Vref. Note that the single-ended timing test loads plus Vmeas are used if Rref_diff and Cref_diff are NOT supplied.

Series and Series Switch Models:

Native IBIS did not define the transition characteristics of digital switch controls. Switches were assumed to either be on or off during a simulation and I-V characteristics could be defined for either or both states. The [External Model] format allows users to control the state of a switch through the D_switch port. As with other digital ports, the use of SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) in an [External Model] requires the user to declare D_to_A ports, to convert the D_switch signal to an analog input to the SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) model (whether the port’s state may actually change during a simulation is determined by the EDA tool used).

Series and Series_switch devices both are described under the [External Model] keyword using the reserved port names A_pos and A_neg. Note that the [Series Pin Mapping] keyword must be present and correctly used elsewhere in the file, in order to properly set the logic state of the switch. The A_pos port is defined in the first entry of the [Series Pin Mapping] keyword, and the A_neg port is defined in the pin2 entry. For series switches, the [Series Switch Groups] keyword is required.

Ports required for various Model_types:

Formatted: Centered

As [External Model] makes use of the [Model] keyword's Model_type subparameter, not all digital and analog reserved ports may be needed for all Model_types. [Table 13](#) and [Table 14](#) below define which reserved port names are required for various Model_types.

Table 13 – Required Port Names for Single-ended Model_type Assignments

Model_type	D_drive	D_enable	D_receive	A_signal	D_switch	A_pos	A_neg
I/O*	X	X	X	X			
3-state*	X	X		X			
Output*, Open*	X			X			
Input			X	X			
Terminator				X			
Series						X	X
Series_switch					X	X	X

Formatted Table

Table 14 – Required Port Names for Differential Model_type Assignments

Model_type	D_drive	D_enable	D_receive	A_signal_pos	A_signal_neg
I/O_diff	X	X	X	X	X
3-state_diff	X	X		X	X
Output_diff	X			X	X
Input_diff			X	X	X

Formatted: Centered

Formatted Table

Examples:

Example [External Model] using SPICE:

```
[Model] ExBufferSPICE
Model_type I/O
Vinh = 2.0
Vinl = 0.8
|
| Other model subparameters are optional
|
|           typ    min    max
[Voltage Range] 3.3    3.0    3.6
|
[Ramp]
dV/dt_r      1.57/0.36n  1.44/0.57n  1.73/0.28n
```

Formatted: Centered

```

dV/dt_f      1.57/0.35n  1.46/0.44n  1.68/0.28n
|
[External Model]
Language SPICE
|
| Corner corner_name  file_name      circuit_name (.subckt name)
Corner      Typ          buffer_typ.spi  buffer_io_typ
Corner      Min          buffer_min.spi  buffer_io_min
Corner      Max          buffer_max.spi  buffer_io_max
|
| Parameters - Not supported in SPICE
|
| Ports List of port names (in same order as in SPICE)
Ports A_signal my_drive my_enable my_receive my_ref
Ports A_puref A_pdref A_pceref A_gcref A_extref
|
| D_to_A d_port  port1      port2      vlow vhigh trise tfall corner_name
D_to_A   D_drive my_drive   my_ref     0.0  3.3  0.5n  0.3n  Typ
D_to_A   D_enable my_enable  A_gcref  0.0  3.3  0.5n  0.3n  Typ
|
| A_to_D d_port  port1      port2      vlow vhigh corner_name
A_to_D   D_receive my_receive my_ref     0.8  2.0  Typ
|
| Note: A_signal might also be used instead of a user-defined interface port
| for measurements taken at the die pads
|
[End External Model]

```

Example [External Model] using IBIS-ISS:

```

[Model] ExBufferISS
Model_type I/O
Vinh = 2.0
Vinl = 0.8
|
| Other model subparameters are optional
|
|          typ      min      max
[Voltage Range]  3.3      3.0      3.6
|
[Ramp]
dV/dt_r      1.57/0.36n  1.44/0.57n  1.73/0.28n
dV/dt_f      1.57/0.35n  1.46/0.44n  1.68/0.28n
|
[External Model]
Language IBIS-ISS
|
| Corner corner_name  file_name      circuit_name (.subckt name)
Corner      Typ          buffer_typ.spi  buffer_io_typ
Corner      Min          buffer_min.spi  buffer_io_min
Corner      Max          buffer_max.spi  buffer_io_max
|
| List of parameters
Parameters sp_file_name =
paramfile.par (RootName (Model_Specific (TstoneFileMy File)))

```

Formatted: Centered

```

Parameters C1_value
Parameters R1_value = paramfile.par(RootName(Model_Specific(R1)))
|
| List of converter parameters
Converter_Parameters MyVlow = 0.0
Converter_Parameters MyVhigh == 3.3
Converter_Parameters MyVinl = paramfile.par(RootName(Model_Specific(Vinl)))
Converter_Parameters MyVinh = paramfile.par(RootName(Model_Specific(Vinh)))
Converter_Parameters MyTrise = paramfile.par(RootName(Model_Specific(Trf)))
Converter_Parameters MyTfall = paramfile.par(RootName(Model_Specific(Trf)))
|
| Ports List of port names (in same order as in ISS)
Ports A_signal my_drive my_enable my_receive my_ref
Ports A_puref A_pdref A_pcref A_gcref A_extref
|
| D_to_A d_port port1 port2 vlow vhigh trise tfall corner_name
D_to_A D_drive my_drive my_ref MyVlow MyVhigh MyTfall MyTrise Typ
D_to_A D_enable my_enable A_gcref 0.0 3.3 0.5n 0.3n Typ
|
| A_to_D d_port port1 port2 vlow vhigh corner_name
A_to_D D_receive my_receive my_ref MyVinl MyVinh Typ
|
| Note: A_signal might also be used instead of a user-defined interface port
| for measurements taken at the die pads
|
[End External Model]

```

Example [External Model] using VHDL-AMS:

```

[Model] ExBufferVHDL
Model_type I/O
Vinh = 2.0
Vinl = 0.8
|
| Other model subparameters are optional
|
|          typ    min    max
[Voltage Range]  3.3    3.0    3.6
|
[Ramp]
dV/dt_r          1.57/0.36n  1.44/0.57n  1.73/0.28n
dV/dt_f          1.57/0.35n  1.46/0.44n  1.68/0.28n
|
[External Model]
Language VHDL-AMS
|
| Corner corner_name file_name      entity(architecture)
Corner   Typ          buffer_typ.vhd  buffer(buffer_io_typ)
Corner   Min          buffer_min.vhd  buffer(buffer_io_min)
Corner   Max          buffer_max.vhd  buffer(buffer_io_max)
|
| Parameters List of parameters
Parameters delay rate
Parameters preemphasis
| Ports List of port names (in same order as in VHDL-AMS)
Ports A_signal A_puref A_pdref A_pcref A_gcref

```

Formatted: Centered


```
Ports D_drive D_enable D_receive
|
[End External Model]
```

Example [External Model] using Verilog-AMS:

```
[Model] ExBufferVerilog
Model_type I/O
Vinh = 2.0
Vinl = 0.8
|
| Other model subparameters are optional
|
|          typ    min    max
[Voltage Range]  3.3    3.0    3.6
|
[Ramp]
dV/dt_r          1.57/0.36n  1.44/0.57n  1.73/0.28n
dV/dt_f          1.57/0.35n  1.46/0.44n  1.68/0.28n
|
[External Model]
Language Verilog-AMS
|
| Corner corner_name  file_name    circuit_name (module)
Corner      Typ          buffer_typ.v  buffer_io_typ
Corner      Min          buffer_min.v  buffer_io_min
Corner      Max          buffer_max.v  buffer_io_max
|
| Parameters List of parameters
Parameters delay rate
Parameters preemphasis
|
| Ports List of port names (in same order as in Verilog-AMS)
Ports A_signal A_puref A_pdref A_pcref A_gcref
Ports D_drive D_enable D_receive
|
[End External Model]
```

Example [External Model] using VHDL-A(MS):

```
[Model] ExBufferVHDL_analog
Model_type I/O
Vinh = 2.0
Vinl = 0.8
|
| Other model subparameters are optional
|
|          typ    min    max
[Voltage Range]  3.3    3.0    3.6
|
[Ramp]
dV/dt_r          1.57/0.36n  1.44/0.57n  1.73/0.28n
dV/dt_f          1.57/0.35n  1.46/0.44n  1.68/0.28n
|
[External Model]
Language VHDL-A(MS)
```

```

|
| Corner corner_name  file_name      circuit_name entity(architecture)
Corner    Typ          buffer_typ.vhd  buffer(buffer_io_typ)
Corner    Min          buffer_min.vhd  buffer(buffer_io_min)
Corner    Max          buffer_max.vhd  buffer(buffer_io_max)
|
| Parameters List of parameters

Parameters delay rate
Parameters preemphasis
|
| Ports List of port names (in same order as in VHDL-A(MS))
Ports A_signal my_drive my_enable my_receive my_ref
Ports A_puref A_pdref A_pcref A_gcref A_extref
|
| D_to_A d_port  port1    port2    vlow vhigh trise tfall corner_name
D_to_A   D_drive my_drive  my_ref  0.0  3.3  0.5n  0.3n  Typ
D_to_A   D_enable my_enable A_gcref 0.0  3.3  0.5n  0.3n  Typ
|
| A_to_D d_port  port1    port2    vlow vhigh corner_name
A_to_D   D_receive my_receive my_ref  0.8  2.0  Typ
|
| Note: A_signal might also be used instead of a user-defined interface port
| for measurements taken at the die pads

```

Example [External Model] using Verilog-A(MS):

```

[Model] ExBufferVerilog_analog
Model_type I/O
Vinh = 2.0
Vinl = 0.8
|
| Other model subparameters are optional
|
|          typ    min    max
[Voltage Range]  3.3    3.0    3.6
|
[Ramp]
dV/dt_r          1.57/0.36n  1.44/0.57n  1.73/0.28n
dV/dt_f          1.57/0.35n  1.46/0.44n  1.68/0.28n
|
[External Model]
Language Verilog-A(MS)
|
| Corner corner_name  file_name      circuit_name (module)
Corner    Typ          buffer_typ.va  buffer_io_typ
Corner    Min          buffer_min.va  buffer_io_min
Corner    Max          buffer_max.va  buffer_io_max
| Parameters List of parameters
Parameters delay rate
Parameters preemphasis
|
| Ports List of port names (in same order as in Verilog-A(MS))
Ports A_signal my_drive my_enable my_receive my_ref
Ports A_puref A_pdref A_pcref A_gcref A_extref
|
| D_to_A d_port  port1    port2    vlow vhigh trise tfall corner_name

```

Formatted: Centered

```

D_to_A D_drive my_drive my_ref 0.0 3.3 0.5n 0.3n Typ
D_to_A D_enable my_enable A_gcref 0.0 3.3 0.5n 0.3n Typ
|
| A_to_D d_port port1 port2 vlow vhigh corner_name
A_to_D D_receive my_receive my_ref 0.8 2.0 Typ
|
| Note: A_signal might also be used instead of a user-defined interface port
| for measurements taken at the die pads
|
[End External Model]

```

Example of True Differential [External Model] using SPICE:

```

[Model] Ext_SPICE_Diff_Buff
Model_type I/O_diff
Ref_diff = 100
|
| Other model subparameters are optional
|
|          typ    min    max
[Voltage Range] 3.3    3.0    3.6
|
[Ramp]
dV/dt_r      1.57/0.36n  1.44/0.57n  1.73/0.28n
dV/dt_f      1.57/0.35n  1.46/0.44n  1.68/0.28n
|
[External Model]
Language SPICE
|
| Corner corner_name  file_name  circuit_name (.subckt name)
Corner    Typ          diffio.spi  diff_io_typ
Corner    Min          diffio.spi  diff_io_min
Corner    Max          diffio.spi  diff_io_max
|
| Ports List of port names (in same order as in SPICE)
Ports A_signal_pos A_signal_neg my_receive my_drive my_enable
Ports A_puref A_pdref A_pcref A_gcref A_extref my_ref A_gnd
|
| D_to_A d_port port1 port2 vlow vhigh trise tfall corner_name
D_to_A D_drive my_drive my_ref 0.0 3.3 0.5n 0.3n Typ
D_to_A D_drive my_drive my_ref 0.0 3.0 0.6n 0.3n Min
D_to_A D_drive my_drive my_ref 0.0 3.6 0.4n 0.3n Max
D_to_A D_enable my_enable my_ref 0.0 3.3 0.5n 0.3n Typ
D_to_A D_enable my_enable my_ref 0.0 3.0 0.6n 0.3n Min
D_to_A D_enable my_enable my_ref 0.0 3.6 0.4n 0.3n Max
|
| A_to_D d_port port1 port2 vlow vhigh corner_name
A_to_D D_receive A_signal_pos A_signal_neg -200m 200m Typ
A_to_D D_receive A_signal_pos A_signal_neg -200m 200m Min
A_to_D D_receive A_signal_pos A_signal_neg -200m 200m Max
|
[End External Model]

```

Example of True Differential [External Model] using IBIS-ISS:

```

[Model] Ext_ISS_Diff_Buff
Model_type I/O_diff
Ref_diff = 100

```

```

|
| Other model subparameters are optional
|
|           typ      min      max
[Voltage Range]  3.3      3.0      3.6
|
[Ramp]
dV/dt_r          1.57/0.36n  1.44/0.57n  1.73/0.28n
dV/dt_f          1.57/0.35n  1.46/0.44n  1.68/0.28n
|
[External Model]
Language IBIS-ISS
|
| Corner corner_name file_name  circuit_name (.subckt name)
Corner      Typ          diffio.spi  diff_io_typ
Corner      Min          diffio.spi  diff_io_min
Corner      Max          diffio.spi  diff_io_max
|
| List of parameters
Parameters sp_file_name
Parameters c_diff  r_diff
|
|
| List of converter parameters
Converter_Parameters MyVlow = 0.0
Converter_Parameters MyVhigh -= 3.3
|
| Ports List of port names (in same order as in IBIS-ISS)
Ports A_signal_pos A_signal_neg my_receive my_driveP my_driveN my_enable
Ports A_puref A_pdref A_pceref A_gceref A_extref my_ref A_gnd
|
| D_to_A d_port  port1      port2 vlow vhigh trise tfall corner_name polarity
D_to_A  D_drive  my_driveP my_ref MyVlow MyVhigh-MyVhigh 0.5n 0.3n Typ Non-
Inverting
D_to_A  D_drive  my_driveN my_ref MyVlow MyVhigh-MyVhigh 0.5n 0.3n Typ
Inverting
D_to_A  D_enable my_enable  my_ref  0.0  3.3  0.5n 0.3n Typ
D_to_A  D_enable my_enable  my_ref  0.0  3.0  0.6n 0.3n Min
D_to_A  D_enable my_enable  my_ref  0.0  3.6  0.4n 0.3n Max
|
| A_to_D d_port  port1      port2      vlow  vhigh corner_name
A_to_D  D_receive A_signal_pos A_signal_neg -200m 200m Typ
A_to_D  D_receive A_signal_pos A_signal_neg -200m 200m Min
A_to_D  D_receive A_signal_pos A_signal_neg -200m 200m Max
|
[End External Model]

```

Example of True Differential [External Model] using VHDL-AMS:

```

[Model] Ext_VHDL_Diff_Buff
Model_type I/O_diff
Ref_diff = 100
|
|           typ      min      max
[Voltage Range]  3.3      3.0      3.6
|
[Ramp]

```

```

dV/dt_r      1.57/0.36n  1.44/0.57n  1.73/0.28n
dV/dt_f      1.57/0.35n  1.46/0.44n  1.68/0.28n
|
| Other model subparameters are optional
|
[External Model]
Language VHDL-AMS
|
| Corner corner_name  file_name  entity(architecture)
Corner      Typ        diffio_typ.vhd  buffer(diff_io_typ)
Corner      Min        diffio_min.vhd  buffer(diff_io_min)
Corner      Max        diffio_max.vhd  buffer(diff_io_max)
|
| Parameters List of parameters
Parameters delay rate
Parameters preemphasis
|
| Ports List of port names (in same order as in VHDL-AMS)
Ports A_signal_pos A_signal_neg D_receive D_drive D_enable
Ports A_puref A_pdref A_pcref A_gcref
|
[End External Model]

```

Example of Pseudo-Differential [External Model] using SPICE:

```

| Note that [Pin] and [Diff Pin] declarations are shown for clarity
|
|
[Pin] signal_name model_name R_pin L_pin C_pin
1 Example_pos Ext_SPICE_PDdiff_Buff
2 Example_neg Ext_SPICE_PDdiff_Buff
|
| ...
|
[Diff Pin] inv_pin vdiff tdelay_typ tdelay_min tdelay_max
1          2          200mV  0ns      0ns      0ns
|
| ...
|
[Model] Ext_SPICE_PDdiff_Buff
Model_type I/O
|
| Other model subparameters are optional
|
|          typ      min      max
[Voltage Range] 3.3    3.0    3.6
|
[Ramp]
dV/dt_r      1.57/0.36n  1.44/0.57n  1.73/0.28n
dV/dt_f      1.57/0.35n  1.46/0.44n  1.68/0.28n
|
[External Model]
Language SPICE
|
| Corner corner_name  file_name  circuit_name (.subckt name)
Corner      Typ        diffio.spi  diff_io_typ
Corner      Min        diffio.spi  diff_io_min

```

Formatted: Centered

```

Corner      Max          diffio.spi  diff_io_max
|
| Ports List of port names (in same order as in SPICE)
Ports A_signal my_drive my_enable my_ref
Ports A_puref A_pdref A_pceref A_gceref A_gnd A_extref
|
| D_to_A d_port  port1      port2      vlow vhigh trise tfall corner_name
D_to_A   D_drive my_drive   my_ref     0.0 3.3  0.5n 0.3n Typ
D_to_A   D_drive my_drive   my_ref     0.0 3.0  0.6n 0.3n Min
D_to_A   D_drive my_drive   my_ref     0.0 3.6  0.4n 0.3n Max
D_to_A   D_enable my_enable  A_pceref  0.0 3.3  0.5n 0.3n Typ
D_to_A   D_enable my_enable  A_pceref  0.0 3.0  0.6n 0.3n Min
D_to_A   D_enable my_enable  A_pceref  0.0 3.6  0.4n 0.3n Max
|
| A_to_D d_port  port1      port2      vlow vhigh corner_name
A_to_D   D_receive A_signal  my_ref     0.8  2.0  Typ
A_to_D   D_receive A_signal  my_ref     0.8  2.0  Min
A_to_D   D_receive A_signal  my_ref     0.8  2.0  Max
|
| This example shows the evaluation of the received signals at the die
| pads. [Diff Pin] defines the interpretation of the A_to_D output
| polarity and levels and overrides the A_to_D settings shown above.
|
[End External Model]

```

Keywords: [External Circuit], [End External Circuit]

Required: No

Description: Used to reference an external file containing an arbitrary circuit description using one of the supported languages.

Sub-Params: Language, Corner, Parameters, Converter_Parameters, Ports, D_to_A, A_to_D

Usage Rules: Each [External Circuit] keyword must be followed by a unique name that differs from any name used for any [Model] or [Submodel] keyword.

The [External Circuit] keyword may appear multiple times. It is not scoped by any other keyword.

Each instance of an [External Circuit] is referenced by one or more [Circuit Call] keywords discussed later. (The [Circuit Call] keyword cannot be used to reference a [Model] keyword.)

The [External Circuit] keyword and contents may be placed anywhere in the file, outside of any [Component] keyword group or [Model] keyword group, in a manner similar to that of the [Model] keyword.

Subparameter Definitions:

Language:

Accepts “SPICE”, “IBIS-ISS”, “VHDL-AMS”, “Verilog-AMS”, “VHDL-A(MS)” or “Verilog-A(MS)” as arguments. The Language subparameter is required and must appear only once.

Corner:

Three entries follow the Corner subparameter on each line:

```
corner_name file_name-reference circuit_name
```

The corner_name entry is “Typ”, “Min”, or “Max”. The file_name-reference entry points to the referenced file in that resides in the same directory as the .ibs file or in a relative path under that directory.

Up to three Corner lines are permitted. A “Typ” line is required. If “Min” and/or “Max” data is missing, the tool may use “Typ” data in its place. However, the tool should notify the user of this action.

The circuit_name entry provides the name of the circuit to be simulated within the referenced file. For SPICE and IBIS-ISS files, this is normally a “.subckt” name. For VHDL-AMS files, this is normally an “entity(architecture)” name pair. For Verilog-AMS files, this is normally a “module” name.

No character limits, case-sensitivity limits or extension conventions are required or enforced for file_name-reference and circuit_name entries. However, the total number of characters in each Corner line must-shall comply with Section 3. Furthermore, lower-case file_name-reference entries are recommended to avoid possible conflicts with file naming conventions under different operating systems. Case differences between otherwise identical file_name-reference entries or circuit_name entries should be avoided. External languages may not support case-sensitive distinctions.

Parameters:

Lists names of parameters that may be passed into an external circuit file. Each Parameters entry must-shall match a name or keyword in the external file or language. The list of Parameters can span several lines by using the word Parameters at the start of each line. The Parameters subparameter is optional, and the external circuit must-shall operate with default settings without any Parameters assignments.

Parameter passing is not supported in SPICE. VHDL-AMS and VHDL-A(MS) parameters are supported using “generic” names, and Verilog-AMS and Verilog-A(MS) parameters are supported using “parameter” names. IBIS-ISS parameters are supported for all IBIS-ISS parameters which are defined on the subcircuit definition line.

Parameters are locally scoped under each [External Circuit] keyword, i.e., the same parameter under two different [External Circuit] will have independent values.

The parameter(s) listed under the Parameters subparameter may optionally be followed by an equal sign and a numeric, Boolean or string literal or a reference to a parameter name which is located in a parameter tree. The reference must-shall begin with a file_name-reference, followed by an open parentheses-parenthesis and a tree root name, a new open parentheses for any branch names (including the Reserved_Parameters or Model_Specific branch names if present in the tree) and the parameter name, and a matching set of closing parentheses. The file reference may point to any file which contains one or more parameter trees. ~~The files referenced must be located in the same directory as the .ibs file containing the reference.~~ The file names of parameter definition files must shall follow the rules for file names given in Section 3.23, “GENERAL SYNTAX RULES AND GUIDELINES SYNTAX RULES AND GUIDELINES”. In addition, file names using only a stem (e.g., xyz) or a stem and an ending period and no extension (e.g., xyz.) are permitted. IBIS file formats except .ami (e.g., .ibs, .pkg, .ebd, and .ims) do not contain parameter trees and are not permitted as parameter definition files. Parameter definition files may only contain parameter trees using the tree syntax described in IBIS in Section 10.3 with the following exceptions and additions:

Formatted: Font color: Auto

Formatted: Font color: Auto

Formatted: Centered

The following rules apply to parameter trees located in parameter definition files whose file name extension is not “-.ami”.

- a) The parameter tree must-shall not contain the Reserved_Parameters branch.
- b) The parameter tree must-shall contain the Model_Specific branch.
- c) The parameter tree may only contain Usage Info parameters.

The following rules must-shall be observed when [External Circuit] parameters or converter parameters reference parameters located in external parameter definition files.

- a) Usage Info parameters may be referenced in any external parameter definition file with or without the “-.ami” extension.
- b) Usage In parameters may be referenced in any parameter definition file whose file name extension is “-.ami”.

Note that in the case when a parameter is located in a .ami file and it is of Usage In, the parameter value will be passed into the AMI executable model but this does not mean that the same parameter couldn't be used by other model(s) which are instantiated through [External Model] or [External Circuit].

Multiple parameters may only be listed on a single line if no value assignments are made. When the Parameters line includes a parameter value assignment, each parameter must be listed on a new line. String literals must be enclosed in double quotes.

The EDA tool may provide additional means to the user to assign values to Parameters. This may include the option to override the values provided in the .ibs file, to allow the user to make selections for multi-valued parameters in the parameter tree, or to provide values for uninitialized Parameters.

Converter_Parameters:

This optional subparameter lists and initializes parameter names to be used as arguments in the A_to_D and/or D_to_A converter(s) of the [External Circuit] keyword under which it appears. The list of Converter_Parameters may span several lines by using the word Converter_Parameters at the start of each line. Any A_to_D or D_to_A argument which is entered as a parameter must be declared and initialized with the Converter_Parameters subparameter.

Converter_Parameters are locally scoped under each [External Circuit] keyword, i.e., the same converter parameter under two different [External Circuit]s will have independent values.

The Converter_Parameters subparameter must-shall contain one parameter name per line, which must-shall be followed by an equal sign and a constant numeric literal or a reference to a parameter name which is located in a parameter tree. The reference must-shall begin with a file ~~name~~reference, followed by an open parentheses and a ~~the~~ tree root name, a new open parentheses for any branch names (including the Reserved_Parameters or Model_Specific branch names if present in the tree) and the parameter name, and a matching set of closing parentheses. Spaces are allowed in the reference following the file referencename. The file reference may point to any file which contains one or more parameter trees. ~~The files referenced must be located in the same directory as the .ibs file containing the reference.~~ The file names of parameter definition files must shall follow the rules for file names given in Section 3.23, “GENERAL GENERAL SYNTAX RULES AND GUIDELINES SYNTAX RULES AND GUIDELINES”. In addition, file names using only a stem with no extensions (e.g, xyz) or a stem and an ending period with just a dot and

Formatted: Centered

no extension (e.g., .xyz.) are permitted. IBIS file formats except .ami (e.g., .ibs, .pkg, .ebd and .ebdims) do not contain parameter trees and are not permitted as parameter definition files. Parameter definition files may only contain parameter trees using the tree syntax described in IBIS in Section 10.3 with the following exceptions and additions:

The following rules apply to parameter trees located in parameter definition files whose file name extension is not “-ami”.

- a) The parameter tree must-shall not contain the Reserved_Parameters branch.
- b) The parameter tree must-shall contain the Model_Specific branch.
- c) The parameter tree may only contain Usage Info parameters.

The following rules must-shall be observed when [External Circuit] parameters or converter parameters reference parameters located in external parameter definition files.

- a) Usage Info parameters may be referenced in any external parameter definition file with or without the “-ami” extension.
- b) Usage In parameters may be referenced in any parameter definition file whose file name extension is “-ami”.

Note that in the case when a parameter is located in a .ami file and it is of Usage In, the parameter value will be passed into the AMI executable model but this does not mean that the same parameter couldn't be used by other model(s) which are instantiated through [External Model] or [External Circuit]. Converter_Parameters described in parameter trees cannot be of AMI Format Table, Gaussian, Dual-Dirac or DjRj.

The EDA tool may provide additional means to the user to make assignments to Converter_Parameters. This may include the option to override the values provided in the .ibs file, or to allow the user to make selections for multi-valued parameters in the parameter tree.

Ports:

Ports are interfaces to the [External Circuit] which are available to the user and tool at the IBIS level. They are used to connect the [External Circuit] to die pads. The Ports parameter is used to identify the ports of the [External Circuit] to the simulation tool. The port assignment is by position and the port names do not have to match exactly the names inside the external file. The list of port names may span several lines if the word Ports is used at the start of each line.

[External Circuit] allows any number of ports to be defined, with any names which comply with Section 3 format requirements. Reserved port names may be used, but ONLY DIGITAL PORTS will have the pre-defined functions listed in the General Assumptions heading above. User-defined and reserved port names may be combined within the same [External Circuit].

The [Pin Mapping] keyword cannot be used with [External Circuit] in the same [Component] description.

Digital-to-Analog/Analog-to-Digital Conversions:

These subparameters define all digital-to-analog and analog-to-digital converters needed to properly connect digital signals with the analog ports of referenced external SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) models. These subparameters must be used when [External Circuit] references a file written in the SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) language. They are not permitted with Verilog-AMS or VHDL-AMS external files.

D_to_A:

Formatted: Centered

As assumed in [Model] and [External Model], some interface ports of [External Circuit]s expect digital input signals. As SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) models understand only analog signals, some conversion from digital to analog format is required. For example, input logical states such as “0” or “1” must be converted to actual input voltage stimuli, such as a voltage ramp, for SPICE simulation.

The D_to_A subparameter provides information for converting a digital stimulus, such as “0” or “1”, into an analog voltage ramp (a digital “X” input is ignored by D_to_A converters). Each digital port which carries data for conversion to analog format must have its own D_to_A declaration.

The D_to_A subparameter is followed by eight or optionally nine arguments:

```
d_port port1 port2 vlow vhigh trise tfall corner_name polarity
```

The d_port entry holds the name of the digital port. This entry may contain user-defined port names or the reserved port names D_drive, D_enable, and D_switch. The port1 and port2 entries hold the SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) analog input port names across which voltages are specified. These entries contain user-defined port names. One of these port entries must name a reference for the other port (for example, A_gnd).

Normally, port1 accepts an input signal and port2 is the reference for port1. However, for an opposite polarity stimulus, port1 could be connected to a voltage reference and port2 could serve as the input. In some situations, such as in the case of a true differential buffer model, it might be desirable to provide two D_to_A converters, one to drive the Non-Inverting input and the other one to drive the Inverting input. In this case the D_to_A converters may be defined with the polarity argument, one with the value Non-Inverting and the other with the value Inverting.

The vlow and vhigh entries accept voltage values which correspond to fully-off and fully-on states, where the vhigh value must be greater than the vlow value. When polarity is Non-Inverting, vlow corresponds to the digital off state '0', vhigh corresponds to the digital on state '1', trise corresponds to the analog edge rate going from the digital off to on state, and tfall corresponds to the analog edge rate going from the digital on to off state. When polarity is Inverting, the analog behavior corresponds to the opposite digital states. For example, a 3.3 V ground-referenced buffer would list vlow as 0 V and vhigh as 3.3 V. For a Non-Inverting D_to_A converter, a rising edge in D_drive would result in a transition from 0 V to 3.3 V, and for an Inverting D_to_A converter, a rising edge in D_drive would result in a transition from 3.3 V to 0 V. The trise and tfall entries are times, must be positive and define input ramp rise and fall times between 0 and 100 percent.

The vlow, vhigh, trise and tfall arguments may be defined by parameter names, which must be declared and initialized by one or more Converter_Parameters subparameter.

The corner_name entry holds the name of the external circuit corner being referenced, as listed under the Corner subparameter.

The last argument, polarity, is optional. If present, its value must be "Inverting" or "Non-Inverting". If the argument is not present, "Non-Inverting" is in effect. The polarity argument may only be used with D_to_A converters which are connected to the d_port name D_drive. If the polarity argument is used, two D_to_A converter lines are required, one defined as Non-Inverting and another defined as Inverting. Any number of D_to_A subparameter lines is allowed, so long as each contains a unique port name entry and at least one unique port1 or port2 entry (i.e., several D_to_A declarations may use the same reference node under port1 or port2). At least one D_to_A line must be present, corresponding to the “Typ” corner model, for each digital line to be

Formatted: Centered

converted. Additional D_to_A lines for other corners may be omitted. In this case, the typical corner D_to_A entries will apply to all model corners and the “Typ” corner_name entry may be omitted if the polarity argument is not present. When the polarity argument is present, the corner_name argument must also be present.

A_to_D:

The A_to_D subparameter is used to generate a digital state (“0”, “1”, or “X”) based on analog voltages from the SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) model or from the pad/pin. This allows an analog signal from the external SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) circuit to be read as a digital signal by the simulation tool.

The A_to_D subparameter is followed by six arguments:

```
d_port port1 port2 vlow vhigh corner_name
```

The d_port entry lists port names to be used for digital signals going. As with D_to_A, the port1 entry would contain a user-defined analog signal. Port2 would list another port name to be used as a reference. The voltage measurements are taken from the port1 entry with respect to the port2 entry. These ports must also be named by the Ports subparameter.

The vlow and vhigh entries list the low and high analog threshold voltage values. The reported digital state on D_receive will be “0” if the measured voltage is lower than the vlow value, “1” if above the vhigh value, and “X” otherwise.

The vlow and vhigh arguments may be defined by parameter names, which must be declared and initialized by one or more Converter_Parameters subparameter.

The corner_name entry holds the name of the external model corner being referenced, as listed under the Corner subparameter.

Any number of A_to_D subparameter lines is allowed, so long as each line contains at least one column entry which is distinct from the column entries of all other lines. In practice, this means that A_to_D subparameter lines describing different corners will have identical port names. Other kinds of variations described through A_to_D subparameter lines should use unique port names. For example, a user may wish to create additional A_to_D converters for individual analog signals to monitor common mode behaviors on differential buffers.

At least one A_to_D line must be supplied corresponding to the “Typ” corner model. Other A_to_D lines for other corners may be omitted. In this case, the typical corner D_to_A entries will apply to all model corners.

IMPORTANT: measurements for receivers in IBIS may be conducted at the die pads or the pins. In such cases, the electrical input model data comprises a “load” which affects the waveform seen. However, for [External Circuit]s, the user may choose whether to measure the analog input response in the usual fashion or internal to the circuit (this does not preclude tools from reporting digital D_receive and/or analog responses in addition to normal A_signal-at-pad response). If native IBIS measurements are desired, the A_signal port would be named in the A_to_D line under port1 ports in the A_to_D line would name either two user-defined analog input signal port names (if the input buffer is differential), or one user-defined analog input signal port name and a user-defined reference port name (if the input buffer is single-ended). The A_to_D converter then effectively acts “in parallel” with the load of the circuit. If internal measurements are desired (e.g., if the user wishes to view the signal after processing by the receiver), the user-defined analog signal-ports in the A_to_D line would be named in the A_to_D line under port1 either two user-

Formatted: Centered

defined analog output signal port names (if the input buffer's output is differential), or one user-defined analog output signal port name and a user-defined reference port name (if the input buffer's output is single-ended). The A_to_D converter is effectively “in series” with the receiver model. The vhigh and vlow parameters should be adjusted appropriate to the measurement point of interest.

Note that, while the port assignments and SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) model data must be provided by the user, the D_to_A and A_to_D converters will be provided automatically by the tool. There is no need for the user to develop external SPICE, IBIS-ISS, Verilog-A(MS) or VHDL-A(MS) code specifically for these functions.

The [Diff Pin] keyword is NOT required for true differential [External Circuit] descriptions.

Pseudo-differential buffers are not supported under [External Circuit]. Use the existing [Model] and [External Model] keywords to describe these structures.

Note that the EDA tool is responsible for determining the specific measurement points for reporting timing and signal quality for [External Circuit]s.

In all other respects, [External Circuit] behaves exactly as [External Model].

Examples:

Example of Model B as an [External Circuit] using SPICE:

```
[External Circuit] BUFF-SPICE
Language SPICE
|
| Corner corner_name file_name reference circuit_name (.subckt
name)
Corner Typ          buffer_typ.spi  bufferb_io_typ
Corner Min          buffer_min.spi  bufferb_io_min
Corner Max          buffer_max.spi  bufferb_io_max
|
| Parameters - Not supported in SPICE
|
| Ports List of port names (in same order as in SPICE)
Ports A_signal int_in int_en int_out A_control
Ports A_puref A_pdref A_pcref A_gcref
|
| D_to_A d_port  port1  port2  vlow vhigh trise tfall corner_name
D_to_A D_drive int_in  my_gcref 0.0 3.3 0.5n 0.3n Typ
D_to_A D_drive int_in  my_gcref 0.0 3.0 0.6n 0.3n Min
D_to_A D_drive int_in  my_gcref 0.0 3.6 0.4n 0.3n Max
D_to_A D_enable int_en  my_gnd 0.0 3.3 0.5n 0.3n Typ
D_to_A D_enable int_en  my_gnd 0.0 3.0 0.6n 0.3n Min
D_to_A D_enable int_en  my_gnd 0.0 3.6 0.4n 0.3n Max
|
| A_to_D d_port  port1  port2  vlow vhigh corner_name
A_to_D D_receive int_out my_gcref 0.8 2.0 Typ
A_to_D D_receive int_out my_gcref 0.8 2.0 Min
A_to_D D_receive int_out my_gcref 0.8 2.0 Max
|
| Note, the A_signal port might also be used and int_out not defined in
| a modified .subckt.
|
[End External Circuit]
```

Formatted: Centered

Example [External Circuit] using IBIS-ISS:

```
[External Circuit] BUFF-ISS
Language IBIS-ISS
|
| Corner corner_name file_name_____reference_____ circuit_name (.subckt
name)
Corner Typ          buffer_typ.spi  bufferb_io_typ
Corner Min          buffer_min.spi  bufferb_io_min
Corner Max          buffer_max.spi  bufferb_io_max
|
| List of parameters
Parameters sp_file_name =
paramfile.par(RootName(Model_Specific(My_TstoneFile)))
Parameters Cl_value
Parameters Rl_value = paramfile.par(RootName(Model_Specific(Rl)))
|
Converter_Parameters MyVlow  = 0.0
Converter_Parameters MyVhHigh -= 3.3
Converter_Parameters MyVinl  = paramfile.par(RootName(Model_Specific(Vinl)))
Converter_Parameters MyVinh  = paramfile.par(RootName(Model_Specific(Vinh)))
Converter_Parameters MyTrise = paramfile.par(RootName(Model_Specific(Trf)))
Converter_Parameters MyTfall = paramfile.par(RootName(Model_Specific(Trf)))
|
| Ports List of port names (in same order as in ISS)
Ports A_signal int_in int_en int_out A_control
Ports A_puref A_pdref A_pcref A_gcref
|
| D_to_A d_port  port1  port2  vlow  vhigh  trise  tfall  corner_name
D_to_A  D_drive int_in my_gcref MyVlow MyVhigh MyTfall MyTrise Typ
D_to_A  D_enable int_en my_gnd  0.0   3.3   0.5n   0.3n   Typ
D_to_A  D_enable int_en my_gnd  0.0   3.0   0.6n   0.3n   Min
D_to_A  D_enable int_en my_gnd  0.0   3.6   0.4n   0.3n   Max
|
| A_to_D d_port  port1  port2  vlow  vhigh  corner_name
A_to_D  D_receive int_out my_gcref MyVinl MyVinh Typ
|
| Note, the A_signal port might also be used and int_out not defined in
| a modified .subckt.
|
[End External Circuit]
```

Example [External Circuit] using VHDL-AMS:

```
[External Circuit] BUFF-VHDL
Language VHDL-AMS
|
| Corner corner_name file_referencename entity(architecture)
Corner Typ          buffer_typ.vhd  bufferb(buffer_io_typ)
Corner Min          buffer_min.vhd  bufferb(buffer_io_min)
Corner Max          buffer_max.vhd  bufferb(buffer_io_max)
|
| Parameters List of parameters
Parameters delay rate
Parameters preemphasis
|
| Ports List of port names (in same order as in VHDL-AMS)
Ports A_signal A_puref A_pdref A_pcref A_gcref A_control
```

Formatted: Centered

```
Ports D_drive D_enable D_receive
|
[End External Circuit]
```

Example [External Circuit] using Verilog-AMS:

```
[External Circuit] BUFF-VERILOG
Language Verilog-AMS
|
| Corner corner_name file_name reference circuit_name (module)
Corner Typ buffer_typ.v bufferb_io_typ
Corner Min buffer_min.v bufferb_io_min
Corner Max buffer_max.v bufferb_io_max
|
| Parameters List of parameters
Parameters delay rate
Parameters preemphasis
|
| Ports List of port names (in same order as in Verilog-AMS)
Ports A_signal A_puref A_pdref A_pcref A_gcref A_control
Ports D_drive D_enable D_receive
|
[End External Circuit]
```

Example [External Circuit] using SPICE:

```
| Interconnect Structure as an [External Circuit]
|
[External Circuit] BUS_SPI
Language SPICE
|
| Corner corner_name file_name reference circuit_name (.subckt name)
Corner Typ bus_typ.spi Bus_typ
Corner Min bus_min.spi Bus_min
Corner Max bus_max.spi Bus_max
|
| Parameters - Not supported in SPICE
|
| Ports are in same order as defined in SPICE
Ports vcc gnd io1 io2
Ports int_ioa vcca1 vcca2 vssa1 vssa2
Ports int_iob vccb1 vccb2 vssb1 vssb2
|
| No A_to_D or D_to_A required, as no digital ports are used
|
[End External Circuit]
```

Example [External Circuit] using IBIS-ISS:

```
| Interconnect Structure as an [External Circuit]
|
[External Circuit] BUS_SPI
Language IBIS-ISS
|
| Corner corner_name file_name reference circuit_name (.subckt name)
```

Formatted: Centered

```

Corner    Typ      bus_typ.spi  Bus_typ
Corner    Min      bus_min.spi  Bus_min
Corner    Max      bus_max.spi  Bus_max
|
| List of parameters
Parameters sp_file_name
Parameters C1_value R1_value
|
| Ports are in same order as defined in IBIS-ISS
Ports vcc gnd io1 io2
Ports int_ioa vcca1 vcca2 vssa1 vssa2
Ports int_iob vccb1 vccb2 vssb1 vssb2
|
| No A_to_D or D_to_A required, as no digital ports are used
|
[End External Circuit]

```

Example [External Circuit] using VHDL-AMS:

```

[External Circuit] BUS_VHD
Language VHDL-AMS
|
| Corner corner_name file_name-reference_entity(architecture)
Corner    Typ      bus.vhd      Bus(Bus_typ)
Corner    Min      bus.vhd      Bus(Bus_min)
Corner    Max      bus.vhd      Bus(Bus_max)
|
| Parameters List of parameters
Parameters r1 l1
Parameters r2 l2 temp
|
| Ports are in the same order as defined in VHDL-AMS
Ports vcc gnd io1 io2
Ports int_ioa vcca1 vcca2 vssa1 vssa2
Ports int_iob vccb1 vccb2 vssb1 vssb2

```

Example [External Circuit] using Verilog-AMS:

```

[External Circuit] BUS_V
Language Verilog-AMS
|
| Corner corner_name file_name-reference_circuit_name (module)
Corner    Typ      bus.v      Bus_typ
Corner    Min      bus.v      Bus_min
Corner    Max      bus.v      Bus_max
|
| Parameters List of parameters
Parameters r1 l1
Parameters r2 l2 temp
|
| Ports are in the same order as defined in Verilog-AMS
Ports vcc gnd io1 io2
Ports int_ioa vcca1 vcca2 vssa1 vssa2
Ports int_iob vccb1 vccb2 vssb1 vssb2
|
[End External Circuit]

```

Formatted: Centered

The scope of the following keywords is limited to the [Component] keyword. They apply to the specific set of pin numbers and internal nodes only within that [Component].

Keywords: [Node Declarations], [End Node Declarations]

Required: Yes, if any internal nodes exist on the die as listed in [Circuit Call], and/or if any die pads need to be explicitly defined.

Description: Provides a list of internal die nodes and/or die pads for a [Component] to make unambiguous interconnection descriptions possible.

Usage Rules: All die node and die pad names that appear under any [Circuit Call] keyword within the same [Component] must be listed under the [Node Declarations] keyword.

If used, the [Node Declarations] keyword must appear before any [Circuit Call] keyword(s) under the [Component] keyword. Only one [Node Declarations] keyword is permitted for each [Component] keyword. Since the [Node Declarations] keyword is part of the [Component] keyword, all internal node or pad references apply only to that [Component] (i.e., they are local).

The internal die node and/or die pad names within [Node Declarations] must be unique and therefore different from the pin names used in the [Pin] keyword. Each node and/or pad name must be separated by at least ~~one white space~~one whitespace character. The list may span several lines and is terminated by the [End Node Declarations] keyword.

The names of die nodes and die pads can be composed of any combination of the legal characters outlined in Section 3.

Example:

```
[Node Declarations]           | Must appear before any [Circuit Call] keyword
|
| Die nodes:
a b c d e                     | List of die nodes
f g h nd1
|
== Die pads ==
pad_2a pad_2b pad_4 pad_11 | List of die pads
+
[End Node Declarations]
```

Keywords: [Circuit Call], [End Circuit Call]

Required: Yes, if any [External Circuit]s are present in a [Component].

Description: This keyword is used to instantiate [External Circuit]s and to connect their ports to the die nodes or die pads.

Sub-Params: Signal_pin, Diff_signal_pins, Series_pins, Parameters, Converter Parameters, Port_map

Usage Rules: The [Circuit Call] keyword must be followed by the name of an [External Circuit] that exists in the same [Component].

Formatted: Centered

When a [Circuit Call] keyword defines any connections that involve one or more die pads (and consequently pins), the corresponding pins on the [Pin] list must use the reserved word “CIRCUITCALL” in the third column instead of a model name.

Each [External Circuit] must have at least one corresponding [Circuit Call] keyword. Multiple [Circuit Call] keywords may appear under a [Component] using the same [External Circuit] name, if multiple instantiations of an [External Circuit] are needed.

Signal_pin, Diff_signal_pins, or Series_pins:

The purpose of these subparameters is to identify which [External Circuit] needs to be stimulated in order to obtain a signal on a certain pin. These subparameters must be used only when the [External Circuit] that is referenced by the [Circuit Call] keyword makes use of the stimulus signal of the EDA tool. Any given [Circuit Call] keyword must contain no more than one instance of only one of these three subparameters. The subparameter is followed by one or two pin names which must be defined by the [Pin] keyword.

Signal_pin is used when the referenced [External Circuit] has a single analog signal port (I/O) connection to one pin. The subparameter is followed by a pin name that must match one of the pin names under the [Pin] keyword.

Diff_signal_pins is used when the referenced [External Circuit] describes a true differential model which has two analog signal port (I/O) connections, each to a separate pin. The subparameter is followed by two pin names, each of which must match one of the pin names under the [Pin] keyword. The first and second pin names correspond to the non-inverting and inverting signals of the differential model, respectively. The two pin names must not be identical.

Series_pins is used when the referenced [External Circuit] describes a Series or Series_switch model which has two analog signal port (I/O) connections to two pins. The subparameter is followed by two pin names, each of which must match one of the pin names under the [Pin] keyword. The first and second pin names correspond to the positive and negative ports of the Series or Series_switch model, respectively. However, the polarity order matters only when the model is polarity sensitive (as with the [Series Current] keyword). The two pin names must not be identical.

Parameters:

Lists names of parameters that may be passed into a specific instance of an external circuit file. The rules for this subparameter are the same as the rules for the corresponding Parameters subparameter under the [External Circuit] keyword, except that if a parameter assignment exists for the same parameter name under both the [Circuit Call] and the [External Circuit] keywords, the parameter assignment under the [Circuit Call] keyword will be in effect.

Converter_Parameters:

This optional subparameter lists and initializes parameter names to be used as arguments in the A to D and/or D to A converter(s) of a specific instance of an [External Circuit]. The rules for this subparameter are the same as the rules for the corresponding Converter_Parameters subparameter under the [External Circuit] keyword, except that if a parameter assignment exists for the same parameter name under both the [Circuit Call] and the [External Circuit] keywords, the parameter assignment under the [Circuit Call] keyword will be in effect.

Port_map:

Formatted: No underline, Font color: Auto

Formatted: Centered

The Port_map subparameter is used to connect the ports of an [External Circuit] to die nodes or die pads.

Every occurrence of the Port_map subparameter must begin on a new line and must be followed by two arguments, the first being a port name, and the second being a die node ~~_die pad~~, or a pin name.

The first argument of Port_map must contain a port name that matches one of the port names in the corresponding [External Circuit] definition. No port name may be listed more than once within a [Circuit Call] statement. Only those port names need to be listed with the Port_map subparameter which are connected to a die node or a die pad. This includes reserved and/or user-defined port names.

The second argument of the Port_map subparameter contains the name of a die node, die pad, or a pin. The names of die nodes, die pads, and pins may appear multiple times as Port_map subparameter arguments within the same [Circuit Call] statement to signify a common connection between multiple ports, such as common voltage supply.


Please note that a pin name in the second argument does not mean that the connection is made directly to the pin. ~~Since native IBIS does not have a mechanism to declare die pads explicitly, connections to die pads are made through their corresponding pin names (listed under the [Pin] keyword). This convention must only be used with native IBIS package models where assumes a one-to-one path between the die pads and pins is assumed (i.e. each pin has one and only one corresponding die pad, and each die pad has one and only one corresponding pin), it does not have a mechanism to declare die pads. Consequently, when the second argument of Port_map contains a pin name, the connection is made to the die pad that is associated with that pin name. When a package model other than native IBIS is used with a [Component], the second argument of Port_map must have a die pad or die node name. These names are matched to the corresponding port name of the non-native package model by name (not by position). In this case, the package model may have an arbitrary circuit topology between the die pads and the pins. A one-to-one mapping is not required.~~

Examples:

NOTE REGARDING THIS EXAMPLE:

~~The pad_* to pin connections in Figure 29 and in the example lines with the comment, "explicit pad connection", are shown for reference. The connection syntax has not yet been defined. Therefore, the connections for pad_* to pin are not supported in this specification.~~

For the examples below please refer to ~~Figure 3000Figure 30Figure 00Figure 30Figure 3029~~ and the example provided for the [Node Declarations] keyword.




Note: The ports of [External Model] E are automatically connected by the tool, taking the [Pin Mapping] keyword into consideration, if exists.

Formatted: Keep with next

Formatted: Centered

Figure 30303030302120 – Reference Example for [Node Declarations] Keyword

Formatted: Figure caption, Left, Space After: 0 pt



Notes:
 1) The ports of the [External Model] E are automatically connected by the tool, taking the [Pin Mapping] keyword into consideration, if exists.
 2) The package model shown in this drawing assumes the capabilities of a non-native IBIS package model are available to the model author.

Formatted: Centered

Reference Example for [Node Declarations] Keyword

```

[Circuit Call] A                               | Instantiates [External Circuit] named "A"
|
Signal_pin 1
|
| mapping port                                pad/node
|
Port_map A_mypcr a | Port to internal node connection
Port_map A_mypur b | Port to internal node connection
Port_map A_mysig c | Port to internal node connection
Port_map A_mypdr d | Port to internal node connection
Port_map A_mygcr e | Port to internal node connection
|
[End Circuit Call]
|
[Circuit Call] B                               | Instantiates [External Circuit] named "B"
|
Signal_pin 2
|
| mapping port                                pad/node
|
Port_map A_mypur f | Port to internal node connection
Port_map A_mysig g | Port to internal node connection
Port_map A_mypdr h | Port to internal node connection
Port_map A_mycnt pad_2b2 | Port to explicit-implicit pad
connection
|
[End Circuit Call]
|
[Circuit Call] C                               | Instantiates [External Circuit] named "C"
|
Signal_pin 3
|
| mapping port                                pad/node
|
Port_map A_mypcr 10 | Port to implicit pad connection
Port_map A_mypur 10 | Port to implicit pad connection
Port_map A_mysig 3 | Port to implicit pad connection
Port_map A_mypdr pad_11 | Port to explicit-implicit pad
connection
Port_map A_mygcr pad_11 | Port to explicit-implicit pad
connection
Port_map D_mydrv nd1 | Port to internal node connection
|
[End Circuit Call]
|
[Circuit Call] D                               | Instantiates [External Circuit] named "D"
|
Signal_pin 4a
|
| mapping port                                pad/node

```

Formatted: Centered

```

|
Port_map  A_my_pcref    10      | Port to implicit pad connection
Port_map  A_my_signal  pad_4    ___ | Port to explicit-implicit pad
connection
Port_map  A_my_gcref    pad_11   ___ | Port to explicit-implicit pad
connection
Port_map  D_receive    nd1      | Port to internal node connection
|
[End Circuit Call]
|
|
[Circuit Call] Die_Interconnect | Instantiates [External Circuit] named
|
|                               "Die_Interconnect"
|
| List of parameters
| Parameters sp file name =
| paramfile.par(RootName(Model Specific(My TestoneFile)))
| Parameters C1 value
| Parameters R1 value = paramfile.par(RootName(Model Specific(R1)))
| Parameters R2 value = 45
|
| mapping port          pad/node
|
Port_map  vcc           10      | Port to implicit pad connection
Port_map  gnd           pad_11   ___ | Port to imexplicit pad connection
Port_map  io1           1        | Port to implicit pad connection
Port_map  o2           pad_2     ___a | Port to explicit-implicit pad
connection
Port_map  vcca1         a        | Port to internal node connection
Port_map  vcca2         b        | Port to internal node connection
Port_map  int_ioa       c        | Port to internal node connection
Port_map  vssa1         d        | Port to internal node connection
Port_map  vssa2         e        | Port to internal node connection
Port_map  vccb1         f        | Port to internal node connection
Port_map  int_ob        g        | Port to internal node connection
Port_map  vssb1         h        | Port to internal node connection
|
[End Circuit Call]

```

Formatted: Example text Char

Formatted: Centered

IBIS Version ~~6~~7.0

Formatted: Example text Char

Formatted: Normal

Formatted: Centered

6.56.4 TEST LOAD AND DATA DESCRIPTION

6.4.1 INTRODUCTIONINTRODUCTION

The [Test Load] and [Test Data] keywords are top-level keywords to provide reference waveforms against which IBIS model simulation results can be compared to determine the accuracy of the IBIS data and EDA tool implementation.

Formatted: Heading 3, Space After: 0 pt

6.4.2 KEYWORD KEYWORD DEFINITIONSDEFINITIONS

Keyword: [Test Data]

Required: No

Description: Indicates the beginning of a set of Golden Waveforms and references the conditions under which they were derived. A .ibs file may contain any number of [Test Data] sections representing different driver and load combinations. Golden Waveforms are a set of waveforms simulated using known ideal test loads. They are useful in verifying the accuracy of behavioral simulation results against the transistor level circuit model from which the IBIS model parameters originated.

Sub-Params: Test_data_type, Driver_model, Driver_model_inv, Test_load

Usage Rules: The name following the [Test Data] keyword is required. It allows a tool to select which data to analyze.

The Test_data_type subparameter is required, and its value must be either “Single_ended” or “Differential.” The value of Test_data_type must match the value of Test_load_type found in the load called by Test_load.

The Driver_model subparameter is required. Its value specifies the “device-under-test” and must be a valid [Model] name. Driver_model_inv is only legal if Test_data_type is Differential. Driver_model_inv is not required but may be used in the case in which a differential driver uses two different models for the inverting and non-inverting pins.

The Test_load subparameter is required and indicates which [Test Load] was used to derive the Golden Waveforms. It must reference a valid [Test Load] name.

Example:

```
[Test Data] Data1
Test_data_type Single_ended
Driver_model Buffer1
Test_load Load1
```

Keywords: [Rising Waveform Near], [Falling Waveform Near], [Rising Waveform Far], [Falling Waveform Far], [Diff Rising Waveform Near], [Diff Falling Waveform Near], [Diff Rising Waveform Far], [Diff Falling Waveform Far]

Required: At least one Rising/Falling waveform is required under the scope of the [Test Data] keyword.

Formatted: Heading 3, Space After: 0 pt

Formatted: Centered

Description: Describes the shape of the rising and falling Golden Waveforms of a given driver and a given [Test Load] measured at the driver I/O pad (near) or receiver I/O pad (far). A model developer may use the [Rising Waveform Near/Far] and [Falling Waveform Near/Far] keywords to document Golden Waveforms whose purpose is to facilitate the correlation of reference waveforms and behavioral simulations.

Usage Rules: The process, temperature, and voltage conditions under which the Golden Waveforms are generated must be identical to those used to generate the I-V and V-T tables. The Golden Waveforms must be generated using unpackaged driver and receiver models. The EDA tool must NOT use the Golden Waveform tables in the construction of its internal stimulus function.

The tables must conform to the format described under the [Rising Waveform] and [Falling Waveform] keywords.

Both differential and single-ended waveforms are allowed regardless of the value of Test_data_type. If Test_data_type is Single_ended then differential waveforms will be ignored. If Test_data_type is Differential, a single-ended waveform refers to the model specified by Driver_model and the non-inverting driver output.

Example:

```
[Rising Waveform Far]
| Time           V (typ)           V (min)           V (max)
| 0.0000s        25.2100mV         15.2200mV         43.5700mV
| 0.2000ns        2.3325mV          -8.5090mV         23.4150mV
| 0.4000ns        0.1484V           15.9375mV         0.3944V
| 0.6000ns        0.7799V           0.2673V           1.3400V
| 0.8000ns        1.2960V           0.6042V           1.9490V
| 1.0000ns        1.6603V           0.9256V           2.4233V
| 1.2000ns        1.9460V           1.2050V           2.8130V
| 1.4000ns        2.1285V           1.3725V           3.0095V
| 1.6000ns        2.3415V           1.5560V           3.1265V
| 1.8000ns        2.5135V           1.7015V           3.1600V
| 2.0000ns        2.6460V           1.8085V           3.1695V
| ...
| 10.0000ns       2.7780V           2.3600V           3.1670V
|
[Falling Waveform Far]
| Time           V (typ)           V (min)           V (max)
| 0.0000s        5.0000V           4.5000V           5.5000V
| 0.2000ns        4.7470V           4.4695V           4.8815V
| 0.4000ns        3.9030V           4.0955V           3.5355V
| 0.6000ns        2.7313V           3.4533V           1.7770V
| 0.8000ns        1.8150V           2.8570V           0.8629V
| 1.0000ns        1.1697V           2.3270V           0.5364V
| 1.2000ns        0.7539V           1.8470V           0.4524V
| 1.4000ns        0.5905V           1.5430V           0.4368V
| 1.6000ns        0.4923V           1.2290V           0.4266V
| 1.8000ns        0.4639V           0.9906V           0.4207V
| 2.0000ns        0.4489V           0.8349V           0.4169V
| ...
| 10.0000ns       0.3950V           0.4935V           0.3841V
```

Formatted: Centered

Keyword: [Test Load]

Required: No

Description: Defines a generic test load network and its associated electrical parameters for reference by Golden Waveforms under the [Test Data] keyword. The Golden Waveform tables correspond to a given [Test Load] which is specified by the Test_load subparameter under the [Test Data] keyword.

Sub-Params: Test_load_type, C1_near, Rs_near, Ls_near, C2_near, Rp1_near, Rp2_near, Td, Zo, Rp1_far, Rp2_far, C2_far, Ls_far, Rs_far, C1_far, V_term1, V_term2, Receiver_model, Receiver_model_inv, R_diff_near, R_diff_far.

Usage Rules: The Test_load_type subparameter is required, and its value must be either "Single_ended" or "Differential."

The subparameters specify the electrical parameters associated with a fixed generic test load.

Figure 3100Figure 31Figure 30 describes the single_ended test load.

All subparameters except Test_load_type are optional. If omitted, series elements are shorted and shunt elements are opened by default.




Figure 3131313131312221 – [Test Load] Elements and Placement

–[Test Load] Elements and Placement

If the Td subparameter is present, then the Zo subparameter must also be present. If the Td subparameter is not present, then the EDA tool must remove the transmission line from the network and short the two nodes to which it was connected.

Formatted: Keep with next

Formatted: Figure caption, Left

Formatted: Figure caption, Space After: 0 pt

Formatted: Centered

V_term1 defines the termination voltage for parallel termination resistors Rp1_near and Rp1_far. This voltage is not related to the [Voltage Range] keyword. If either Rp1_near or Rp1_far is used, then V_term1 must also be used.

V_term2 defines the termination voltage for parallel termination resistors Rp2_near and Rp2_far. If either Rp2_near or Rp2_far is used, then V_term2 must also be used.

Receiver_model is optional and indicates which, if any, receiver is connected to the far end node. If not used, the network defaults to no receiver.

Receiver_model_inv is not required but may be used in the case in which a differential receiver uses two different models for the inverting and non-inverting pins. Receiver_model_inv is ignored if Test_load_type is Single-ended.

If Test_load_type is Differential, then the test load is a pair of the above circuits. If the R_diff_near or R_diff_far subparameter is used, a resistor is connected between the near or far nodes of the two circuits. If Test_load_type is Single_ended, R_diff_near and R_diff_far are ignored.

Example:

```
[Test Load] Load1
Test_load_type Single_ended
C1_near      = 1p
Rs_near      = 10
Ls_near      = 1n
C2_near      = 1p
Rp1_near     = 100
Rp2_near     = 100
Td           = 1ns
Zo           = 50
Rp1_far      = 100
Rp2_far      = 100
C2_far       = 1p
Ls_far       = 1n
Rs_far       = 10
C1_far       = 1p
R_diff_far   = 100
Receiver_model Input1
| variable   typ          min          max
|
V_term1      1.5          1.4          1.6
V_term2      0.0          0.0          0.0
|
| Example of a transmission line and receiver test load
|
[Test Load] Tline_rcv
Td           = 1n
Zo           = 50
Receiver_model Input1
```

7 PACKAGE MODELING

7.1 7.1 INTRODUCTIONINTRODUCTION

Several package modeling formats are available in IBIS. These include:

1. Lumped [Component]-level models for the entire [Component], using the [Package] keyword.
2. Lumped [Component]-level modeling per-pin, using the [Pin] keyword.
3. [Package Model] (including [Alternate Package Models] and [Define Package Model]).
4. [Interconnect Model Group] and the keywords associated with it.

The lumped formats are described in the [Package] and [Pin] keyword definitions in ~~Chapter~~Section 5. Keywords for use with the [Package Model] format are described in this ~~chapter~~section, while keywords for use with [Interconnect Model Group] are described in ~~Chapter~~Section 12.

7.2 7.2 RULES OF PRECEDENCERULES OF PRECEDENCE

The order of precedence for package model data to be used by EDA tools in simulation is defined below, in ascending order. If a package data format at a numerically higher position on the list is available in an IBIS or related file, that data shall be considered by the EDA tool to be more detailed and is therefore preferred.

1. [Component]/[Package]
2. [Component]/[Pin]
3. [Package Model] (including [Alternate Package Models] and [Define Package Model])
4. [Interconnect Model Group]

Note that [External Circuit] and [Node Declarations] are mutually exclusive with [Interconnect Model Group] within the same [Component]. [Package Model] and [Interconnect Model Group] may both be present for the same [Component] but should not both be used simultaneously in simulation for the same interconnect.

7.3 7.3 KEYWORDS FOR USE WITHKEYWORD DEFINITIONS FOR USE WITH [PACKAGEPACKAGE MODELODEL]

The [Package Model] keyword is optional. If more than the default RLC package model is desired, use the [Define Package Model] keyword.

Use the [Package Model] keyword within a [Component] to indicate the package model for that component. The specification permits .ibs files to contain the following additional list of package model keywords. Note that the actual package models can be in a separate <package_file_namestem>.pkg file or can exist in the .ibs files between the [Define Package Model] ---and [End Package Model] keywords for each package model that is defined. For

Formatted: Heading 2, Space After: 0 pt

Formatted: Heading 2, Space After: 0 pt

Formatted: Font: 12 pt

Formatted: Heading 2, Space After: 0 pt

Formatted: Centered

reference, these keywords are listed in [Table 15](#). Full descriptions follow. EDA tools that do not support these keywords will ignore all entries between the [Define Package Model] and [End Package Model] keywords.

Table 15 – Package Modeling Keywords

Keyword	Notes
[Define Package Model]	Required if the [Package Model] keyword is used
[Manufacturer]	(note 1)
[OEM]	(note 1)
[Description]	(note 1)
[Number Of Sections]	(note 2)
[Number Of Pins]	(note 1)
[Pin Numbers]	(note 1)
[Model Data]	(note 2)
[Merged Pins]	Optional when [Model Data] is used
[Resistance Matrix]	Optional when [Model Data] is used
[Inductance Matrix]	(note 3)
[Capacitance Matrix]	(note 3)
[Bandwidth]	Required (for Banded_matrix matrices only)
[Row]	(note 3)
[End Model Data]	(note 2)
[End Package Model]	(note 1)
<p>Notes:</p> <p>1) 1 Required when the [Define Package Model] keyword is used.</p> <p>2) Note 2 Either the [Number Of Sections] or the [Model Data]/[End Model Data] keywords are required. Note that [Number of Sections] and the [Model Data]/[End Model Data] keywords are mutually exclusive.</p> <p>3) Note 3 Required when the [Define Package Model] keyword is used and the [Number Of Sections] keyword is not used.</p>	

Formatted Table

Formatted: List Paragraph, Numbered + Level: 1 + Numbering Style: 1, 2, 3, ... + Start at: 1 + Alignment: Left + Aligned at: 0.25" + Indent at: 0.5"

Formatted: Centered

When package model definitions occur within a .ibs file, their scope is “local”—they are known only within that .ibs file and no other. In addition, within that .ibs file, they override any ~~globally~~ externally defined package models that have the same name.

Usage Rules for the .Pkg File:

Package models are stored in a file whose name looks like:

~~<filenamestem>.pkg-~~

The ~~<filenamestem>~~ provided ~~must shall~~ adhere to the rules given in ~~Section 3, “GENERAL SYNTAX RULES AND GUIDELINES”~~ ~~SYNTAX RULES~~ “the [File Name] keyword. Use the “-pkg” extension to identify files containing package models. The .pkg file ~~must shall~~ contain all of the required elements of a normal .ibs file, including [IBIS Ver], [File Name], [File Rev], and the [End] keywords. Optional elements include the [Date], [Source], [Notes], [Disclaimer], [Copyright], and [Comment Char] keywords. All of the elements follow the same rules as those for a normal .ibs file.

Note that the [Component] and [Model] keywords are not allowed in the .pkg file. The .pkg file is for package models only.

Keyword: [Define Package Model]

Required: Yes

Description: Marks the beginning of a package model description.

Usage Rules: If the .pkg file contains data for more than one package, each section must begin with a new [Define Package Model] keyword. The length of the package model name must not exceed 40 characters in length. Blank characters are allowed. For every package model name defined under the [Package Model] keyword, there must be a matching [Define Package Model] keyword.

Example:

```
[Define Package Model]    QS-SMT-cer-8-pin-pkgs
```

Keyword: [Manufacturer]

Required: Yes

Description: Declares the manufacturer of the component(s) that use this package model.

Usage Rules: The length of the manufacturer’s name must not exceed 40 characters (blank characters are allowed, e.g., Texas Instruments). In addition, each manufacturer must use a consistent name in all .ibs and .pkg files.

Example:

```
[Manufacturer]    Quality Semiconductors Ltd.
```

Keyword: [OEM]

Formatted: Centered

Required: Yes

Description: Declares the manufacturer of the package.

Usage Rules: The length of the manufacturer's name must not exceed 40 characters (blank characters are allowed). In addition, each manufacturer must use a consistent name in all .ibs and .pkg files.

Other Notes: This keyword is useful if the semiconductor vendor sells a single IC in packages from different manufacturers.

Example:

```
[OEM]           Acme Packaging Co.
```

Keyword: **[Description]**

Required: Yes

Description: Provides a concise yet easily human-readable description of what kind of package the [Package Model] is representing.

Usage Rules: The description ~~must be less than 60 characters in length, must~~shall fit on a single line, and may contain spaces.

Example:

```
[Description]  220-Pin Quad Ceramic Flat Pack
```

Keyword: **[Number Of Sections]**

Required: No

Description: Defines the maximum number of sections that make up a "package stub". A package stub is defined as the connection between the die pad and the corresponding package pin; it can include (but is not limited to) the bondwire, the connection between the bondwire and pin, and the pin itself. This keyword must be used if a modeler wishes to describe any package stub as other than a single, lumped L/R/C. The sections of a package stub are assumed to connect to each other in a series fashion.

Usage Rules: The argument is a positive integer greater than zero. This keyword, if used, must appear in the specification before the [Pin Numbers] keyword. The maximum number of sections includes sections between the Fork and Endfork subparameters.

Example:

```
[Number Of Sections] 3
```

Keyword: **[Number Of Pins]**

Required: Yes

Description: Tells the parser how many pins to expect.

Formatted: Centered

Usage Rules: The field must be a positive decimal integer. The [Number Of Pins] keyword must be positioned before the [Pin Numbers] keyword.

Example:

```
[Number Of Pins] 128
```

Keyword: **[Pin Numbers]**

Required: Yes

Description: Tells the parser the set of names that are used for the package pins, and also defines pin ordering. If the [Number Of Sections] keyword is present it also lists the elements for each section of a pin's die to pin connection.

Sub-Params: Len, L, R, C, Fork, Endfork

Usage Rules: Following the [Pin Numbers] keyword, the names of the pins are listed. There must be as many names listed as the number of pins given by the preceding [Number Of Pins] keyword, but it is not required to include all of the pins listed under the [Pin] keyword. Pin names cannot exceed 5 characters in length. The first pin name given is the "lowest" pin, and the last pin given is the "highest." If the [Number Of Sections] keyword is used then each pin name must be followed by one or more of the legal subparameter combinations listed below. If the [Number Of Sections] keyword is not present then subparameter usage is NOT allowed.

If a [Component] references a [Define Package Model] with the [Package Model] or an [Alternate Package Models] keyword, the EDA tool is expected to simulate the package parasitics of the pins in the component's [Pin] keyword that are not listed in the [Pin Numbers] keyword according to the hierarchy rules stated under the [Package] keyword.

However, if power/ground buses are defined by the [Pin Mapping] keyword of a component, the following rules apply to the power/ground pins. If the name of one or more power/ground pin from the power/ground bus defined by the [Pin Mapping] keyword appears under the [Pin Numbers] keyword, then the model data of those pins which are members of the same bus but are not listed under the [Pin Numbers] keyword are assumed to be merged into the model data of the pin(s) which are listed. Consequently, pins which are not listed under the [Pin Numbers] keyword shall NOT be simulated with their corresponding RLC values from the [Pin] or the [Package] keywords. Instead, all unlisted pins whose corresponding pads are members of the bus defined by the [Pin Mapping] keyword shall be shorted to the first pin of the same bus that is listed under the [Pin Numbers] keyword. This mechanism supports merged power/ground pin package modeling without additional keywords. Since the [Merged Pins] keyword (defined below) provides a mechanism to explicitly and unambiguously define the connectivity of merged pins with greater detail and freedom, the use of the [Merged Pins] keyword is strongly recommended for **new** models in which merged pin modeling exists.

If none of the power/ground pins of a bus defined in the [Pin Mapping] keyword appears under the [Pin Numbers] keyword, the EDA tool is expected to use the RLC values from the [Pin] or [Package] keywords according to the hierarchy rules stated under the [Package] keyword.

Subparameters:

The Len, L, R, and C subparameters specify the length, inductance, capacitance and resistance of each section of each stub on a package.

Formatted: Centered

The Fork and Endfork subparameters are used to denote branches from the main package stub.

Len	The length of a package stub section. Lengths are given in terms of arbitrary “units”.
L	The inductance of a package stub section, in terms of henries/unit length. For example, if the total inductance of a section is 3.0nH and the length of the section is 2 “units”, the inductance would be listed as $L = 1.5\text{nH}$ (i.e., $3.0 / 2$).
C	The capacitance of a package stub section, in terms of farads/unit length.
R	The DC (ohmic) resistance of a package stub section, in terms of ohms/unit length.
Fork	This subparameter indicates that the sections following (up to the Endfork subparameter) are part of a branch off of the main package stub. This subparameter has no arguments.
Endfork	This subparameter indicates the end point of a branch. For every Fork subparameter there must be a corresponding Endfork subparameter. As with the Fork subparameter, the Endfork subparameter has no arguments.

Specifying a Len or L/R/C value of zero is allowed. If $\text{Len} = 0$ is specified, then the L/R/C values are the total for that section. If a non-zero length is specified, then the total L/R/C for a section is calculated by multiplying the value of the Len subparameter by the value of the L, R, or C subparameter. However, if a non-zero length section is specified, the L and C for that section should be treated as distributed elements.

Using The Subparameters to Describe Package Stub Sections:

A section description begins with the Len subparameter and ends with the slash (/) character. The value of the Len, L, R, and C subparameters and the subparameter itself are separated by an equals sign (=); white-space around the equals sign is optional. The Fork and Endfork subparameters are placed between section descriptions (i.e., between the concluding slash of one section and the “Len” parameter that starts another). A particular section description can contain no data (i.e., the description is given as “Len = 0 /”).

Legal Subparameter Combinations for Section Descriptions:

- A) A single $\text{Len} = 0$ subparameter, followed by a slash. This is used to describe a section with no data.
- B) Len, and one or more of the L, R, and C subparameters. If the Len subparameter is given as zero, then the L/R/C subparameters represent lumped elements. If the Len subparameter is non-zero, then the L/R/C subparameters represent distributed elements.
- C) Single Fork or Endfork subparameter. Normally, a package stub is described as several sections, with the Fork and Endfork subparameters surrounding a group of sections in the middle of the complete package stub description. However, it is legal for the Fork/Endfork subparameters to appear at the end of a section description. The package pin is connected to the last section of a package stub description not surrounded by the Fork/Endfork statements. See the examples below.

Package Stub Boundaries:

A package stub description starts at the connection to the die and ends at the point at which the package pin interfaces with the board or substrate the IC package is mounted on. Note that in the case of a component with through-hole pins, the package stub description should include only the portion of the pin not physically inserted into the board or socket. However, it is legal for a package stub description to include both the component and socket together if this is how the component is intended to be used.

Examples:

```

| A three-section package stub description that includes a bond wire (lumped
| inductance), a trace (treated as a transmission line with DC resistance),
| and a pin modeled as a lumped L/C element.
|
[Pin Numbers]
A1 Len=0 L=1.2n/ Len=1.2 L=2.0n C=0.5p R=0.05/ Len=0 L=2.0n C=1.0p/
|
| Pin A2 below has a section with no data
|
A2 Len=0 L=1.2n/ Len=0/ Len=1.2 L=2.0n C=0.5p R=0.05/ Len=0 L=2.0n C=1.0p/
|
| A section description using the Fork and Endfork subparameters. Note that
| the indentations of the Fork and Endfork subparameters are for readability
| are not required.
|
A1 Len=0 L=2.3n /           | bondwire
Len=1.2 L=1.0n C=2.5p /    | first section
  Fork                    | indicates the starting of a branch
  Len=1.0 L=2.0n C=1.5p /  | section
  Endfork                  | ending of the branch
Len=0.5 L=1.0 C=2.5p/     | second section
Len=0.0 L=1.5n /          | pin
|
| Here is an example where the Fork/Endfork subparameters are at the end of a
| package stub description.
|
B13 Len=0 L=2.3n /           | bondwire
Len=1.2 L=1.0n C=2.5p /    | first section
Len=0.5 L=1.0 C=2.5/      | second section, pin connects here
  Fork                    | indicates the starting of a branch
  Len=1.0 L=2.0n C=1.5p /  | section
  Endfork                  | ending of the branch

```

Keyword: [Merged Pins]

Required: Optional when [Model Data] is used, otherwise illegal

Description: When the [Pin Mapping] keyword defines power/ground buses that span over multiple power/ground pins (i.e., pads), the package parasitics of one or more groups of power/ground pins may be merged into one or more single pin representations. The [Merged Pins] keyword declares the package model for the pin whose name follows the [Merged Pin] keyword as a merged package model and lists the names of the pins whose package parasitics have been merged into this merged package model.

Usage Rules: This keyword may optionally be used when the [Model Data] keyword is present in the [Define Package Model] section. When used, it must be placed after the end of the pin list defined by the [Pin Numbers] keyword and before the [Model Data] keyword. The keyword must be followed by one pin name (the merging pin) on the same line on which the keyword appears, separated by at least **one white spaceone whitespace character**. This pin name must be listed under the [Pin Numbers] keyword, it must be listed as a POWER or GND pin under the [Pin] keyword and it must also be a member of a power or ground bus defined by the [Pin Mapping] keyword.

Formatted: Centered

This is the pin whose package model contains the merged package model data for a group of power or ground pins.

The line on which the [Merged Pins] keyword appears must be followed by a new line providing a list of one or more pin names (the merged pins), which are separated by at least ~~one white space~~one whitespace character. The list may be on a single line, or span multiple lines, and is terminated by either another [Merged Pins] keyword or the [Model Data] keyword.

Each pin name in the list of merged pins must match the name of a POWER or GND pin in the [Pin] keyword and must also be a member of the same power or ground bus as the merging pin (pin name that follows the [Merged Pins] keyword). Pin names in this list must not be present in the pin list under the [Pin Numbers] keyword. The list must include the names of all those pins which are to be connected to the merging pin that follows the [Merged Pins] keyword due to merged modeling. No pin name may appear more than once under all [Merged Pins] keywords.

The EDA tool shall connect all of the pins (not die pads) named in the [Merged Pins] keyword together with an ideal short. It will connect other pins according to the usage rules of the [Pin Numbers] keyword.

Other Notes: Note that power integrity (PI) analysis including the package parasitics on power and ground nets is not possible with Components which do not contain power/ground bus definitions using the [Pin Mapping] keyword together with the [Define Package Model] keyword, because key pieces of information on how power is distributed between the power and ground pins and the power terminals of buffer [Model]s are not available for the EDA tool. For PI analysis, at least one power/ground pin should be included in [Pin Numbers] from each power/ground bus defined in [Pin Mapping] for a given signal pin's buffer. If no power/ground pins are defined, ideal power/ground connections based on the [Voltage Range] and/or the [* Reference] keywords can be assumed. However, there is insufficient information for PI analysis.

Example:

```
[Manufacturer] ACME, Inc.
[OEM] ACME, Inc.
[Description] FBGA Package Model for x4 Data Pins and POWER/GND
[Number of Pins] 13
[Pin Numbers]
A1 |VDD
A2 |VSSQ
A8 |VSSQ
A9 |VSS
B2 |VDDQ
B3 |DQS_c
B7 |DQ1
C2 |DQ0
C3 |DQS_t
C7 |VDD
D3 |DQ2
D7 |DQ3
D9 |VSSQ

[Merged Pins] A1
H1 M1 | Merged VDD

[Merged Pins] C7
```

Formatted: Centered

```
F9 J9 N9 | Merged VDD (electrically in parallel with A1, shorted at the die)

[Merged Pins] A9
C8 E9 G1 H9 K1 K9 N1 | Merged VSS

[Merged Pins] A2
D1 | Merged VSSQ (electrically in parallel with A8 and D9, shorted at the die)

[Merged Pins] B2
B8 C1 C9 E2 E8 | Merged VDDQ
```

Keyword: [Model Data]

Required: Yes

Description: Indicates the beginning of the formatted package model data, that can include the [Resistance Matrix], [Inductance Matrix], [Capacitance Matrix], [Bandwidth], and [Row] keywords.

Example:

```
[Model Data]
```

Keyword: [End Model Data]

Required: Yes

Description: Indicates the end of the formatted model data.

Other Notes: In between the [Model Data] and [End Model Data] keywords is the package model data itself. The ~~data is data are~~ a set of three matrices: the resistance (R), inductance (L), and capacitance (C) matrices. Each matrix can be formatted differently (see below). Use one of the matrix keywords below to mark the beginning of each new matrix.

Example:

```
[End Model Data]
```

Keywords: [Resistance Matrix], [Inductance Matrix], [Capacitance Matrix]

Required: [Resistance Matrix] is optional. If it is not present, its entries are assumed to be zero. [Inductance Matrix] and [Capacitance Matrix] are required.

Sub-Params: ~~Banded_matrix, Sparse_matrix, or Full_matrix~~

Description: The ~~subparameters-keywords~~ mark the beginning of a matrix, and one of three format arguments (Full_matrix, Banded_matrix, or Sparse_matrix described below) on the same line and specify how the matrix ~~data is data are~~ formatted. See ~~Figure 3200~~Figure 32Figure 31.

Usage Rules: For each matrix keyword, use only one of the ~~subparameters~~enumerated formats. After each of these subparameters, insert the matrix data in the appropriate format (these formats are described in detail below).

Formatted: Centered

Other Notes: The resistance, inductance, and capacitance matrices are also referred to as “RLC matrices” within this specification.

When measuring the entries of the RLC matrices, either with laboratory equipment or field-solver software, currents are defined as ENTERING the pins of the package from the board (rule item #11 in Section 3.3.2, “GENERAL SYNTAX RULES AND GUIDELINES SYNTAX RULES”). The corresponding voltage drops are to be measured with the current pointing “in” to the “+” sign and “out” of the “-” sign.




Figure 323232323232322 – Package Matrix Voltage Polarities and Current Directions

~~– Package Matrix Voltage Polarities and Current Directions~~

It is important to observe this convention in order to get the correct signs for the mutual inductances and resistances.

Example:

[Resistance Matrix]	Banded_matrix
[Inductance Matrix]	Sparse_matrix
[Capacitance Matrix]	Full_matrix

RLC Matrix Notes:

For each [Resistance Matrix], [Inductance Matrix], or [Capacitance Matrix], a different format can be used for the data. The choice of formats is provided to satisfy different simulation accuracy and speed requirements.

Also, there are many packages in which the resistance matrix can have no coupling terms at all. In this case, the most concise format (Banded_matrix) can be used.

Package RLC matrices are assumed to be reciprocal and passive, thereby necessitating the R, L and C matrices be symmetric and positive semi-definite (all eigenvalues are real and non-negative, including zero). The C matrix belongs to the class of M-matrices, while the L and R matrices belong to the class of inverse M-matrices. For further information see Roger Horn and Charles Johnson (1990), *Matrix Analysis*, Cambridge University Press. Passivity enforcement and the M-matrix rules lead to the following requirements for the matrix elements.

There are two different ways to extract the coefficients that are reported in the capacitance and inductance matrices. For the purposes of this specification, the coefficients reported in the capacitance matrices shall be the “electrostatic induction coefficients” or “Maxwell’s capacitances”. The Maxwell capacitance K_{ij} is defined as the charge induced on conductor “j” when conductor “i” is held at 1 volt and all other conductors are held at zero volts. Note that K_{ij} (when $i \neq j$) will be a negative number and should be entered as such. K_{ii} shall be a non-negative number (positive or zero). Additionally, K_{ii} coefficients should satisfy the condition of diagonal

Formatted: Keep with next

Formatted: Figure caption, Left

Formatted: Figure caption, Space After: 0 pt

Formatted: Centered

dominance, whereby each K_{ii} coefficient shall be greater than or equal to the sum of all absolute values of the K_{ij} coefficients (when $i \neq j$). Likewise, for the inductance matrix the coefficients for L_{ij} are defined as the voltage induced on conductor “j” when conductor “i”’s current is changed by 1 amp/sec and all other conductors have no current change. L_{ii} shall be a non-negative number. Additionally, each L_{ii} coefficient shall be larger than the absolute value of any L_{ij} coefficient. The inverse L matrix shall also satisfy the condition of diagonal dominance. This ensures that all eigenvalues of the matrix are non-negative. For the resistance matrix, R_{ii} coefficients shall be non-negative numbers. If mutual resistances are included in the resistance matrix, then each R_{ii} coefficient shall be larger than the absolute value of any R_{ij} coefficient. The inverse R matrix shall also satisfy the condition of diagonal dominance.

One common aspect of all the different formats is that they exploit the symmetry of the matrices they describe. This means that the entries below the main diagonal of the matrix are identical to the corresponding entries above the main diagonal. Therefore, only roughly one-half of the matrix needs to be described. By convention, the main diagonal and the UPPER half of the matrix are provided.

In the following text, we use the notation [I, J] to refer to the entry in row I and column J of the matrix. Note that I and J are allowed to be alphanumeric strings as well as integers. An ordering of these strings is defined in the [Pin Numbers] section. In the following text, “Row 1” means the row corresponding to the first pin.

Also note that the numeric entries of the RLC matrices are standard IBIS floating point numbers. As such, it is permissible to use multiplier “suffix” notation. Thus, an entry of the C matrix could be given as 1.23e-12 or as 1.23p or 1.23pF.

Full_matrix:

When the Full_matrix format is used, the couplings between every pair of elements are specified explicitly. Assume that the matrix has N rows and N columns. The Full_matrix is specified one row at a time, starting with Row 1 and continuing down to Row N.

Each new row is identified with the Row keyword.

Keyword: [Row]

Required: Yes

Description: Indicates the beginning of a new row of the matrix.

Usage Rules: The argument must be one of the pin names listed under the [Pin Numbers] keyword.

Example:

[Row] 3

Following a [Row] keyword is a block of numbers that represent the entries for that row. Suppose that the current row is number M. Then the first number listed is the diagonal entry, [M,M]. Following this number are the entries of the upper half of the matrix that belong to row M: [M, M+1], [M, M+2], ... up to [M,N].

For even a modest-sized package, this data will not all fit on one line. You can break the data up with new-line characters so that the ~~1024~~ character line length limit is observed.

An example: suppose the package has 40 pins and that we are currently working on Row 19. There is 1 diagonal entry, plus $40 - 19 = 21$ entries in the upper half of the matrix to be specified, for 22 entries total. The data might be formatted as follows:

```
[Row] 19
5.67e-9 1.1e-9 0.8e-9 0.6e-9 0.4e-9 0.2e-9 0.1e-9 0.09e-9
8e-10 7e-10 6e-10 5e-10 4e-10 3e-10 2e-10 1e-10
9e-11 8e-11 7e-11 6e-11 5e-11 4e-11
```

Formatted: Spanish (United States)

In the above example, the entry 5.67e-9 is on the diagonal of row 19.

Observe that Row 1 always has the most entries, and that each successive row has one fewer entry than the last; the last row always has just a single entry.

Banded_matrix:

A Banded_matrix is one whose entries are guaranteed to be zero if they are farther away from the main diagonal than a certain distance, known as the “bandwidth.” Let the matrix size be $N \times M$, and let the bandwidth be B . An entry $[I,J]$ of the matrix is zero if:

$$|I - J| > B$$

where $|\cdot|$ denotes the absolute value.

The Banded_matrix is used to specify the coupling effects up to B pins on either side. Two variations are supported. One allows for the coupling to circle back on itself. This is technically a simple form of a bordered block diagonal matrix. However, its data can be completely specified in terms of a Banded_matrix for an $N \times M$ matrix consisting of N rows and $M = N + B$ columns. The second variation is just in terms of an $N \times N$ matrix where no circle back coupling needs to be specified.

The bandwidth for a Banded_matrix must be specified using the [Bandwidth] keyword.

Keyword: [Bandwidth]

Required: Yes (for Banded_matrix matrices only)

Description: Indicates the bandwidth of the matrix.

Usage Rules: The bandwidth field must be a non-negative integer. This keyword must occur after the [Resistance Matrix], etc., keywords, and before the matrix ~~data is~~ data are given.

Example:

```
[Bandwidth] 10
```

Specify the banded matrix one row at a time, starting with row 1 and working up to higher rows. Mark each row with the [Row] keyword, as above. As before, symmetry is exploited: do not provide entries below the main diagonal.

For the case where coupling can circle back on itself, consider a matrix of N pins organized into N rows, $1 \dots N$, and M columns, $1 \dots N, 1 \dots B$. The first row only needs to specify the entries $[1,1]$ through $[1,1+B]$ since all other entries are guaranteed to be zero. The second row will need to

Formatted: Centered

specify the entries [2,2] through [2,2+B], and so on. For row K, the entries [K,K] through [K,K+B] are given when K + B is less than or equal to the size of the matrix N. When K + B exceeds N, the entries in the last columns, 1 ... B, specify the coupling to the first rows. For row K, the entries [K,K] ... [K,N] [K,1] ... [K,R] are given where $R = \text{mod}(K + B - 1, N) + 1$. All rows will contain B + 1 entries. To avoid redundant entries, the bandwidth is limited to $B \leq \text{int}((N - 1) / 2)$.

For the case where coupling does not circle back on itself, the process is modified. Only N columns need to be considered. When K + B finally exceeds the size of the matrix N, the number of entries in each row starts to decrease; the last row (row N) has only 1 entry. This construction constrains the bandwidth to $B < N$.

As in the Full_matrix, if all the entries for a particular row do not fit into a single ~~102420~~-character line, the entries can be broken across several lines.

It is possible to use a bandwidth of 0 to specify a diagonal matrix (a matrix with no coupling terms.) This is sometimes useful for resistance matrices.

Sparse_matrix:

A Sparse_matrix is expected to consist mostly of zero-valued entries, except for a few nonzeros. Unlike the Banded_matrix, there is no restriction on where the nonzero entries can occur. This feature is useful in certain situations, such as for Pin Grid Arrays (PGAs).

As usual, symmetry can be exploited to reduce the amount of data by eliminating from the matrix any entries below the main diagonal.

An N x N Sparse_matrix is specified one row at a time, starting with row 1 and continuing down to row N. Each new row is marked with the [Row] keyword, as in the other matrix formats.

Data for the entries of a row is given in a slightly different format, however. For the entry [I, J] of a row, it is necessary to explicitly list the name of pin J before the value of the entry is given. This specification serves to indicate to the parser where the entry is put into the matrix.

The proper location is not otherwise obvious because of the lack of restrictions on where nonzeros can occur. Each (Index, Value) pair is listed upon a separate line. An example follows. Suppose that row 10 has nonzero entries [10,10], [10,11], [10,15], and [10,25]. The following row data would be provided:

```
[Row] 10
| Index      Value
10      5.7e-9
11      1.1e-9
15      1.1e-9
25      1.1e-9
```

Note that each of the column indices listed for any row must be greater than or equal to the row index, because they always come from the upper half of the matrix. When alphanumeric pin names are used, special care must be taken to ensure that the ordering defined in the [Pin Numbers] section is observed.

With this convention, please note that the Nth row of an N x N matrix has just a single entry (the diagonal entry).

Keyword: [End Package Model]

Required: Yes

Description: Marks the end of a package model description.

Usage Rules: This keyword must come at the end of each complete package model description.

Optionally, add a comment after the [End Package Model] keyword to clarify which package model has just ended. For example,

```
[Define Package Model] My_Model
|
| ... content of model ...
|
[End Package Model] | end of My_Model
```

Example:

```
[End Package Model]
```

Package Model Example

The following is an example of a package model file following the package modeling specifications. For the sake of brevity, an 8-pin package has been described. For purposes of illustration, each of the matrices is specified using a different format.

Example:

```
[IBIS Ver] 6-7.0
[File Name] example.pkg
[File Rev] 0.1
[Date] September 11, 2015
[Source] Quality Semiconductors. Data derived from Helmholtz Inc.'s
field solver using 3-D model from Acme Packaging.
[Notes] Example of couplings in packaging
[Disclaimer] The models given below may not represent any physically
realizable 8-pin package. They are provided solely for the
purpose of illustrating the .pkg file format.

|
|=====
|
[Define Package Model] QS-SMT-cer-8-pin-pkgs
[Manufacturer] Quality Semiconductors Ltd.
[OEM] Acme Package Co.
[Description] 8-Pin ceramic SMT package
[Number Of Pins] 8
|
[Pin Numbers]
1
2
3
4
5
6
7
8
```

Formatted: Centered

```

|
[Model Data]
|
| The resistance matrix for this package has no coupling
|
[Resistance Matrix]      Banded_matrix
[Bandwidth]              0
[Row] 1
10.0
[Row] 2
15.0
[Row] 3
15.0
[Row] 4
10.0
[Row] 5
10.0
[Row] 6
15.0
[Row] 7
15.0
[Row] 8
10.0
|
| The inductance matrix has loads of coupling
|

[Inductance Matrix]      Full_matrix
[Row] 1
3.04859e-07      4.73185e-08      1.3428e-08      6.12191e-09
1.74022e-07      7.35469e-08      2.73201e-08      1.33807e-08
[Row] 2
3.04859e-07      4.73185e-08      1.3428e-08      7.35469e-08
1.74022e-07      7.35469e-08      2.73201e-08
[Row] 3
3.04859e-07      4.73185e-08      2.73201e-08      7.35469e-08
1.74022e-07      7.35469e-08
[Row] 4
3.04859e-07      1.33807e-08      2.73201e-08      7.35469e-08
1.74022e-07
[Row] 5
4.70049e-07      1.43791e-07      5.75805e-08      2.95088e-08
[Row] 6
4.70049e-07      1.43791e-07      5.75805e-08
[Row] 7
4.70049e-07      1.43791e-07
[Row] 8
4.70049e-07
|
| The capacitance matrix has sparse coupling
|
[Capacitance Matrix]      Sparse_matrix
[Row] 1
1      2.48227e-10
2      -1.56651e-11
5      -9.54158e-11
6      -7.15684e-12

```

```
[Row] 2
2      2.51798e-10
3      -1.56552e-11
5      -6.85199e-12
6      -9.0486e-11
7      -6.82003e-12
[Row] 3
3      2.51798e-10
4      -1.56651e-11
6      -6.82003e-12
7      -9.0486e-11
8      -6.85199e-12
[Row] 4
4      2.48227e-10
7      -7.15684e-12
8      -9.54158e-11
[Row] 5
5      1.73542e-10
6      -3.38247e-11
[Row] 6
6      1.86833e-10
7      -3.27226e-11
[Row] 7
7      1.86833e-10
8      -3.38247e-11
[Row] 8
8      1.73542e-10
|
[End Model Data]
[End Package Model]
|
```

Formatted: Centered

8 ELECTRICAL BOARD DESCRIPTION

8.1 ~~INTRODUCTION~~INTRODUCTION

Formatted: Heading 2, Space After: 0 pt

A “board level component” is the generic term to be used to describe a printed circuit board (PCB) or substrate which can contain components or even other boards, and which can connect to another board through a set of ~~user-user-~~visible pins. The electrical connectivity of such a board level component is referred to as an “Electrical Board Description”. For example, a SIMM module is a board level component that is used to attach several DRAM components on the PCB to another board through edge connector pins. An electrical board description file (a .ebd file) is defined to describe the connections of a board level component between the board pins and its components on the board.

A fundamental assumption regarding the electrical board description is that the inductance and capacitance parameters listed in the file are derived with respect to well-defined reference plane(s) within the board. Also, this current description does not allow one to describe electrical (inductive or capacitive) coupling between paths. It is recommended that if coupling is an issue, then an electrical description should be extracted from the physical parameters of the board.

What is, and is not, included in an Electrical Board Description is defined by its boundaries. For the definition of the boundaries, see the Description section under the [Path Description] Keyword.

Usage Rules:

A .ebd file is intended to be a stand-alone file, not referenced by nor included in any .ibs or .pkg file. Electrical Board Descriptions are stored in a file whose name looks like <filenamestem>.ebd, where <filenamestem> must shall conform to the naming rules given in Section 3 of this specificationthe [File Name] keyword. The “-.ebd” extension is mandatory.

Contents:

A .ebd file is structured similar to a standard .ibs file. It must contain the following keywords, as defined in IBIS: [IBIS Ver], [File Name], [File Rev], and [End]. It may also contain the following optional keywords: [Comment Char], [Date], [Source], [Notes], [Disclaimer], and [Copyright]. The actual board description is contained between the keywords [Begin Board Description] and [End Board Description], and includes the keywords listed below:

- [Begin Board Description]
- [Manufacturer]
- [Number Of Pins]
- [Pin List]
- [Path Description]
- [Reference Designator Map]
- [End Board Description]

More than one [Begin Board Description]/[End Board Description] keyword pair is allowed in a .ebd file.

Formatted: Centered

8.2 ~~KEYWORD~~ KEYWORD DEFINITIONS DEFINITIONS

Formatted: Heading 2, Space After: 0 pt

Keyword: [Begin Board Description]**Required:** Yes**Description:** Marks the beginning of an Electrical Board Description.**Usage Rules:** The keyword is followed by the name of the board level component. If the .ebd file contains more than one [Begin Board Description] keyword, then each name must be unique. The length of the component name must not exceed 40 characters in length, and blank characters are allowed. For every [Begin Board Description] keyword there must be a matching [End Board Description] keyword.**Example:**

[Begin Board Description] 16Meg X 8 SIMM Module

Keyword: [Manufacturer]**Required:** Yes**Description:** Declares the manufacturer of the component(s) that use this .ebd file.**Usage Rules:** Following the keyword is the manufacturer's name. It must not exceed 40 characters, and can include blank characters. Each manufacturer must use a consistent name in all .ebd files.**Example:**

[Manufacturer] Quality SIMM Corp.

Keyword: [Number Of Pins]**Required:** Yes**Description:** Tells the parser the number of pins to expect. Pins are any externally accessible electrical connection to the component.**Usage Rules:** The field must be a positive decimal integer. Note: The EDA tool must not limit the Number Of Pins to any value less than 1,000. The [Number Of Pins] keyword must be positioned before the [Pin List] keyword.**Example:**

[Number Of Pins] 128

Keyword: [Pin List]**Required:** Yes**Description:** Tells the parser the pin names of the user accessible pins. It also informs the parser which pins are connected to power and ground.

Formatted: Centered

Sub-Params: signal_name

Usage Rules: Following the [Pin List] keyword are two columns. The first column lists the pin name while the second lists the data book name of the signal connected to that pin. There must be as many pin_name/signal_name rows as there are pins given by the preceding [Number Of Pins] keyword. Pin names must be the alphanumeric external pin names of the part. The pin names cannot exceed eight characters in length. Any pin associated with a signal name that begins with “GND” or “POWER” will be interpreted as connecting to the boards ground or power plane. In addition, NC is a legal signal name and indicates that the Pin is a “no connect”. As ~~per the IBIS standard~~ noted in Section 3.2, “SYNTAX RULES”, “GND,” “POWER,” and “NC” are case insensitive.

Example:

```
| A SIMM Board Example:
|
|[Pin List]  signal_name
| A1         GND
| A2         data1
| A3         data2
| A4         POWER5   | This pin connects to 5 V
| A5         NC       | a no connect pin
| .
| .
| A22        POWER3.3 | This pin connects to 3.3 V
| B1         casa
| .
| .
|etc.
```

Keyword: [Path Description]

Required: Yes

Description: This keyword allows the user to describe the connection between the user accessible pins of a board level component and other pins or pins of the ICs mounted on that board. Each pin to node connection is divided into one or more cascaded “sections,” where each section is described in terms of its L/R/C per unit length. The Fork and Endfork subparameters allow the path to branch to multiple nodes, or another pin. A path description is required for each pin whose signal name is not “GND,” “POWER,” or “NC.”

Board Description and IC Boundaries:

In any system, each board level component interfaces with another board level component at some boundary. Every electrical board description must contain the components necessary to represent the behavior of the board level component being described within its boundaries. The boundary definition depends upon the board level component being described.

For CARD EDGE CONNECTIONS such as a SIMM or a PC Daughter Card plugged into a SIMM Socket or Edge Connector, the boundary should be at the end of the board card edge pads as they emerge from the connector.

For any THROUGH-HOLE MOUNTED COMPONENT, the boundary will be at the surface of the board on which the component is mounted.

Formatted: Centered

SURFACE MOUNTED COMPONENT models end at the outboard end of their recommended surface mount pads.

If the board level component contains an UNMATED CONNECTOR, the unmated connector will be described in a separate file, with its boundaries being as described above for the through-hole or surface mounted component.

Sub-Params: Len, L, R, C, Fork, Endfork, Pin, Node

Usage Rules: Each individual connection path (user pin to node(s)) description begins with the [Path Description] keyword and a path name, followed by the subparameters used to describe the path topology and the electrical characteristics of each section of the path. The path name must not exceed 40 characters, blanks are not allowed, and each occurrence of the [Path Description] keyword must be followed by a unique path name. Every signal pin (pins other than POWER, GND or NC) must appear in one and only one path description per [Begin Board Description]/[End Board Description] pair. Pin names do not have to appear in the same order as listed in the [Pin List] table. The individual subparameters are broken up into those that describe the electrical properties of a section, and those that describe the topology of a path.

Section Description Subparameters:

The Len, L, R, and C subparameters specify the length, the series inductance, resistance, and the capacitance to ground of each section in a path description.

- Len The physical length of a section. Lengths are given in terms of arbitrary “units”. Any non-zero length requires that the parameters that follow must be interpreted as distributed elements by the EDA tool.
- L The series inductance of a section, in terms of henries/unit length. For example, if the total inductance of a section is 3.0 nH and the length of the section is 2 “units”, the inductance would be listed as $L = 1.5\text{nH}$ (i.e., $3.0 / 2$).
- C The capacitance to ground of a section, in terms of farads/unit length.
- R The series DC (ohmic) resistance of a section, in terms of ohms/unit length.

Topology Description Subparameters:

The Fork and Endfork subparameters denote branches from the main pin-to-node or pin-to-pin connection path. The Node subparameter is used to reference the pin of a component or board as defined in a .ibs or .ebd file. The Pin subparameter is used to indicate the point at which a path connects to a user visible pin.

- Fork This subparameter indicates that the sections following (up to the Endfork subparameter) are part of a branch off of the main connection path. This subparameter has no arguments.
- Endfork This subparameter indicates the end point of a branch. For every Fork subparameter there must be a corresponding Endfork subparameter. As with the Fork subparameter, the Endfork subparameter has no arguments. The Fork and Endfork parameters must appear on separate lines.
- Node reference_designator.pin
This subparameter is used when the connection path connects to a pin of another, externally defined component. The arguments of the Node subparameter indicate the pin and reference designator of the external component. The pin and reference designator portions of the argument are separated by a period (“.”), as in “reference_designator.pin”. The reference designator is mapped to an external

Formatted: Centered

component description (another .ebd file or .ibs file) by the [Reference Designator Map] Keyword. Note that a Node MUST reference a model of a passive or active component. A Node is not an arbitrary connection point between two elements or paths.

Pin This subparameter is used to mark the point at which a path description connects to a user accessible pin. Every path description must contain at least one occurrence of the Pin subparameter. It may also contain the reserved word NC. The value of the Pin subparameter must be one of the pin names listed in the [Pin List] section.

Note: The reserved word NC can also be used in path descriptions in a similar manner as the subparameters in order to terminate paths. This usage is optional.

Using the Subparameters to Describe Paths:

A section description begins with the Len subparameter and ends with the slash (/) character. The value of the Len, L, R, and C subparameters and the subparameter itself are separated by an equals sign (=); white-space around the equals sign is optional. The Fork, Endfork, Node, and Pin subparameters are placed between section descriptions (i.e., between the concluding slash of one section and the "Len" parameters that starts another). The arguments of the Pin and Node subparameter are separated by ~~white space~~whitespace.

Specifying a Len or L/R/C value of zero is allowed. If Len = 0 is specified, then the L/R/C values are the total for that section. If a non-zero length is specified, then the total L/R/C for a section is calculated by multiplying the value of the Len subparameter by the value of the L, R, or C subparameter. However, as noted below, if a non-zero length is specified, that section MUST be interpreted as distributed elements.

Legal Subparameter Combinations for Section Descriptions:

A) Len, and one or more of the L, R and C subparameters. If the Len subparameter is given as zero, then the L/R/C subparameters represent lumped elements. If the Len subparameter is non-zero, then the L/R/C subparameters represent distributed elements and both L and C must be specified, R is optional. The segment Len / must not be split; the whole segment must be on one line.

B) The first subparameter following the [Path Description] keyword must be "Pin", followed by one or more section descriptions. The path description can terminate in a Node, another pin or the reserved word, NC. However, NC may be optionally omitted.

Dealing With Series Elements:

A discrete series R or L component can be included in a path description by defining a section with Len=0 and the proper R or L value. A discrete series component can also be included in a path description by writing node statements that reference the same component. This can be done as two back to back node statements for a series component within a single [Path Description]. It is also allowed to insert a series component between two branches of a single [Path Description], or even between two separate [Path Description]s (see the examples below).

When a series component is modeled with node statements and reference designator.pin arguments, the references pin models can be Series or Series_switch. The following models are supported: [R Series], [L Series], [C Series], [RI Series], [Lc Series], [Rc Series], [Series Current], and [Series MOSFET].

Examples:

An Example Path for a SIMM Module (see [Figure 3300](#)[Figure 33](#)[Figure 32](#)):

```
|  
[Path Description] CAS_2  
Pin J25  
Len = 0.5 L=8.35n C=3.34p R=0.01 /  
Node u21.15  
Len = 0.5 L=8.35n C=3.34p R=0.01 /  
Node u22.15  
Len = 0.5 L=8.35n C=3.34p R=0.01 /  
Node u23.15
```




Figure 3333333333332423 – SIMM Package Path Example
–SIMM Package Path Example

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

Formatted: Figure caption, Space After: 0 pt

A Description Using The Fork and Endfork Subparameters (see [Figure 3400](#)[Figure 34](#)[Figure 33](#)):

```
|  
[Path Description] PassThru1  
Pin B5  
Len = 0 L=2.0n /  
Len = 2.1 L=6.0n C=2.0p /  
Fork  
Len = 1.0 L = 1.0n C= 2.0p /  
Node u23.16  
Endfork  
Len = 1.0 L = 6.0n C=2.0p /  
Pin A5  
|
```

Formatted: Centered




Figure 34343434342524 – Fork and Endfork in [Path Description]
– Fork and Endfork in [Path Description]

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

A Description Including a Discrete Series Element (see [Figure 3500Figure 35Figure 34](#)):

```

|
[Path Description] sig1
Pin B27
Len = 0 L=1.6n /
Len = 1.5 L=6.0n C=2.0p /
Node R2.1
Node R2.2
Len = 0.25 L=6.0n C=2.0p /
Node U25.6
    
```




Figure 35353535352625 – Discrete Series Element in [Path Description]
– Discrete Series Element in [Path Description]

Formatted: Keep with next


Formatted: Figure caption, Left, Space After: 0 pt

Formatted: Centered

A path including series passive components (C17, R21) between branches forming a differential termination (see [Figure 36](#)):

Formatted: Keyword Descriptions, Space After: 0 pt

```
[Path Description] CLK
Pin 137
Len=1.1 L=1n C=0.4p /
Node C17.1 | Pin 1 of Series C17
Len=1.2 L=1n C=0.4p /
Node R21.1 | Series R21 Pin 1 and 2 connections
Node R21.2
Len=1.3 L=1n C=0.4p /
Node C17.2 | Pin 2 of Series C17
Len=1.4 L=1n C=0.4p
Pin 138
```



Formatted: Keep with next

Figure 36 – Series Passive Components as Differential Termination

Formatted: Figure caption, Left, Space After: 0 pt

Two paths connected by series resistors (R8, R9) used as differential termination between components (see [Figure 37](#)):

Field Code Changed
Formatted: Font: (Default) Times New Roman, 12 pt

```
[Path Description] DP+
Pin 20
Len=1 L=1n C=0.4p /
Fork
Len=1.1 L=1n C=0.4p /
Fork
Node P8.D7
Endfork
Len=1.2 L=1n C=0.4p /
Node R8.1 | Pin 1 of Series R8
```

Formatted: Centered

```
Endfork
Len=1.3 L=1n C=0.4p /
Fork
  Len=1.4 L=1n C=0.4p /
  Node P8.D5
Endfork
Len=1.5 L=1n C=0.4p /
Node R9.1 | Pin 1 of Series R9
```

Other path(s):

```
[Path Description] DP-
Pin 22
Len=1 L=1n C=0.4p /
Fork
  Len=1.1 L=1n C=0.4p /
  Fork
    Node Q8.D7
  Endfork
  Len=1.2 L=1n C=0.4p /
  Node R8.2 | Pin 2 of Series R8
Endfork
Len=1.3 L=1n C=0.4p /
Fork
  Len=1.4 L=1n C=0.4p /
  Node Q8.D5
Endfork
Len=1.5 L=1n C=0.4p /
Node R9.2 | Pin 2 of Series R9
```




Figure 3737373737372827 – Paths Connected by Series Resistors as Differential Terminators

— Paths Connected by Series Resistors as Differential Terminators

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

Formatted: Figure caption, Space After: 0 pt

Keyword: [Reference Designator Map]

Required: Yes, if any of the path descriptions use the Node subparameter

Description: Maps a reference designator to a component or electrical board description contained in a .ibs or .ebd file.

Usage Rules: The [Reference Designator Map] keyword must shall be followed by a list of all of the reference designators called out by the Node subparameters used in the various path descriptions. Each reference designator is followed by the file reference name of the .ibs or .ebd file containing the electrical description of the component or board, then the name of the component itself as given by the .ibs or .ebd file's [Component] or [Begin Board Description] keyword respectively. The reference designator, file name and component name terms are separated by white space. By default the .ibs or .ebd files are assumed to exist in the same directory as the calling .ebd file ~~The referenced .ibs or .ebd files can shall exist in the same directory as the calling .ebd file or shall exist in a relative path under this directory.~~ It is legal for a reference designator to point to a component that is contained in the calling .ebd file.

Formatted: Centered

The reference designator is limited to ten characters.

Example:

```
[Reference Designator Map]
|
| External Part References:
|
| Ref Rref Des des Filefile name reference Component Ccomponent name
u23      pp100.ibs      Processor
u24      board/simm.ebd  -16Meg X 36 SIMM Module
u25      ls244.ibs      NoName 74LS244a
u26      r10K.ibs       My_10K_Pullup
```

Keyword: [End Board Description]

Required: Yes

Description: Marks the end of an Electrical Interconnect Description.

Usage Rules: This keyword must come at the end of each complete electrical [There are a number of rules that apply to this combined list](#) ~~interconnect model~~ description.

Optionally, a comment may be added after the [End Electrical Description] keyword to clarify which board model has ended.

Example:

```
[End Board Description]      | End: 16Meg X 8 SIMM Module
```

~~Keyword:~~ ~~[End]~~

~~Required:~~ ~~Yes~~

~~Description:~~ ~~Defines the end of the .ibs, .pkg, .ims, or .ebd file.~~

~~Example:~~

~~{End}~~

Formatted: Centered

9 NOTES ON DATA DERIVATION METHOD

This section explains how data values are derived. It describes certain assumed parameter and table extraction conditions if they are not explicitly specified. It also describes the allocation of data into the “typ,” “min,” and “max” columns under variations of voltage, temperature, and process.

The required “typ” column for all data represents typical operating conditions. For most [Model] keyword data, the “min” column describes slow, weak performance, and the “max” column describes the fast, strong performance. It is permissible to use slow, weak components or models to derive the data for the “min” column, and to use fast, strong components or models to derive the data in the “max” columns under the corresponding voltage and temperature derating conditions for these columns. It is also permissible to use typical components or models derated by voltage and temperature and optionally apply proprietary “X%” and “Y%” factors described later for further derating. This methodology has the nice feature that the data can be derived either from semiconductor vendor proprietary models, or typical component measurement over temperature/voltage.

The voltage and temperature keywords, and optionally the process models, control the conditions that define the “typ,” “min,” and “max” column entries for all I-V table keywords [Pulldown], [Pullup], [GND Clamp], and [POWER Clamp]; all [Ramp] subparameters dV/dt_r and dV/dt_f ; and all waveform table keywords and subparameters [Rising Waveform], [Falling Waveform], V_{fixture} , $V_{\text{fixture_min}}$, and $V_{\text{fixture_max}}$.

The voltage keywords that control the voltage conditions are [Voltage Range], [Pulldown Reference], [Pullup Reference], [GND Clamp Reference], and [POWER Clamp Reference]. The entries in the “min” columns contain the smallest magnitude voltages, and the entries in the “max” columns contain the largest magnitude voltages.

The optional [Temperature Range] keyword will contain the temperature which causes or amplifies the slow, weak conditions in the “min” column and the temperature which causes or amplifies the fast, strong conditions in the “max” column. Therefore, the “min” column for [Temperature Range] will contain the lowest value for bipolar models (TTL and ECL) and the highest value for CMOS models. Default values described later are assumed if temperature is not specified.

The “min” and “max” columns for all remaining keywords and subparameters will contain the smallest and largest magnitude values. This applies to the [Model] subparameter C_{comp} as well, even if the correlation to the voltage, temperature, and process variations are known, because information about such correlation is not available in all cases.

C_{comp} is considered an independent variable. This is because C_{comp} includes bonding pad capacitance, which does not necessarily track fabrication process variations. The conservative approach to using IBIS data will associate large C_{comp} values with slow, weak models, and the small C_{comp} values with fast, strong models.

The default temperatures under which all I-V tables are extracted are provided below. The same defaults also are stated for the [Ramp] subparameters, but they also apply for the waveform keywords.

The stated voltage ranges for I-V tables cover the most common, single supply cases. When multiple supplies are specified, the voltages shall extend similarly to values that handle practical extremes in reflected wave simulations.

For the [Ramp] subparameters, the default test load and voltages are provided. However, the test load can be entered directly by the R_load subparameter. The allowable test loads and voltages for the waveform keywords are stated by required and optional subparameters; no defaults are needed. Even with waveform keywords, the [Ramp] keyword continues to be required so that the IBIS model remains functional in situations which do not support waveform processing.

The following discussion lists test details and default conditions.

1) I-V Tables:

I-V tables for CMOS models:

- typ = typical voltage, typical temp deg C, typical process
- min = minimum voltage, max temp deg C, typical process, minus “X%”
- max = maximum voltage, min temp deg C, typical process, plus “X%”

I-V tables for bipolar models:

- typ = typical voltage, typical temp deg C, typical process
- min = minimum voltage, min temp deg C, typical process, minus “X%”
- max = maximum voltage, max temp deg C, typical process, plus “X%”

Nominal, min, and max temperature are specified by the semiconductor vendor. The default range is 50 deg C nom, 0 deg C min, and 100 deg C max temperatures.

X% should be statistically determined by the semiconductor vendor based on numerous fabrication lots, test chips, process controls, etc. The value of X need not be published in the .ibs file, and may decrease over time as data on the I/O buffers and silicon process increases.

Temperatures are junction temperatures.

2) Voltage Ranges:

Points for each table must span the voltages listed in [Table 16](#).

Table 16 – Voltage Ranges

Table	Low Voltage	High Voltage
[Pulldown]	GND – POWER	POWER + POWER
[Pullup]	GND – POWER	POWER + POWER
[GND Clamp]	GND – POWER	GND + POWER
[POWER Clamp]	POWER	POWER + POWER
[Series Current]	GND – POWER	GND + POWER
[Series MOSFET]	GND	GND + POWER

Formatted Table

As described in the [Pulldown Reference] keyword section, the I-V tables of the [Pullup] and the [POWER Clamp] structures are “Vcc relative”, using the equation:

$$V_{table} = V_{cc} - V_{output}$$

Formatted: Centered

For example, a model with a 5 V power supply voltage should be characterized between $(0 - 5) = -5$ V and $(5 + 5) = 10$ V; and a model with a 3.3 V power supply should be characterized between $(0 - 3.3) = -3.3$ V and $(3.3 + 3.3) = 6.6$ V for the [Pulldown] table.

When tabulating output data for ECL type models, the voltage points must span the range of V_{cc} to $V_{cc} - 2.2$ V. This range applies to both the [Pullup] and [Pulldown] tables. Note that this range applies ONLY when characterizing an ECL output.

These voltage ranges must be spanned by the IBIS data. Data derived from lab measurements may not be able to span these ranges as such and so may need to be extrapolated to cover the full range. This data must not be left for the EDA tool to provide.

3) Ramp Rates:

The following steps assume that the default load resistance of 50 ohms is used. There may be models that will not drive a load of only 50 ohms into any useful level of dynamics. In these cases, use the semiconductor vendor's suggested (nonreactive) load and add the R_load subparameter to the [Ramp] specificationkeyword.

The ramp rate does not include packaging but does include the effects of the C_{comp} parameter; it is the intrinsic output stage rise and fall time only.

The ramp rates (listed in AC characteristics below) should be derived as follows:

- a. If starting with the silicon model, remove all packaging. If starting with a packaged model, perform the measurements as outlined below. Then use whatever techniques are appropriate to derive the actual, unloaded rise and fall times.
- b. If: The Model_type is one of the following: Output, I/O, or 3-state (not open or ECL types);
 - Then: Attach a 50 ohm resistor to GND to derive the rising edge ramp. Attach a 50 ohm resistor to POWER to derive the falling edge ramp.
 - If: The Model_type is Output_ECL, I/O_ECL, 3-state_ECL;
 - Then: Attach a 50 ohm resistor to the termination voltage ($V_{term} = V_{CC} - 2$ V). Use this load to derive both the rising and falling edges.
 - If: The Model_type is either an Open_sink type or Open_drain type;
 - Then: Attach either a 50 ohm resistor or the semiconductor vendor suggested termination resistance to either POWER or the suggested termination voltage. Use this load to derive both the rising and falling edges.
 - If: The Model_type is an Open_source type;
 - Then: Attach either a 50 ohm resistor or the semiconductor vendor suggested termination resistance to either GND or the suggested termination voltage. Use this load to derive both the rising and falling edges.
- c. Due to the resistor, output swings will not make a full transition as expected. However, the pertinent data can still be collected as follows:
 1. Determine the 20% to 80% voltages of the 50 ohm swing.
 2. Measure this voltage change as "dV".
 3. Measure the amount of time required to make this swing "dt".

- d. Post the value as a ratio “dV/dt”. The EDA tool extrapolates this value to span the required voltage swing range in the final model.
- e. Typ, Min, and Max must all be posted, and are derived at the same extremes as the I-V tables, which are:

Ramp rates for CMOS models:

typ = typical voltage, typical temp deg C, typical process
 min = minimum voltage, max temp deg C, typical process, minus “Y%”
 max = maximum voltage, min temp deg C, typical process, plus “Y%”

Ramp rates for bipolar models:

typ = typical voltage, typical temp deg C, typical process
 min = minimum voltage, min temp deg C, typical process, minus “Y%”
 max = maximum voltage, max temp deg C, typical process, plus “Y%”

where nominal, min, and max temp are specified by the semiconductor vendor. The preferred range is 50 deg C nom, 0 deg C min, and 100 deg C max temperatures.

Note that the ~~derate~~ ~~derating~~ factor, “Y%”, may be different than that used for the I-V table data. This factor is similar to the X% factor described above. As in the case of I-V tables, temperatures are junction temperatures.

- f. During the I-V measurements, the driving waveform should have a rise/fall time fast enough to avoid thermal feedback. The specific choice of sweep time is left to the modeling engineer.

4) Transit Time Extractions:

The transit time parameter is indirectly derived to be the value that produces the same effect as that extracted by the reference measurement or reference simulation. See ~~Figure 3800~~ ~~Figure 38~~ ~~Figure 37~~.

The test circuit consists of the following:

- a. A pulse source (10 ohms, 1 ns at full duration ramp) or equivalent and transitioning between Vcc and 0 V,
- b. A 50 ohm, 1 ns long trace or transmission line,
- c. A 500 ohm termination to the ground clamp reference voltage for TTgnd extraction and to the power clamp reference voltage for TTpower extraction (to provide a convenient, minimum loading 450 ohm - 50 ohm divider for high-speed sampling equipment observation of the component denoted as the device under test), and
- d. The device under test (DUT).




Figure 38383838382928 – Example of TTgnd Extraction Setup

– Example of TTgnd Extraction Setup

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

Formatted: Figure caption, Space After: 0 pt

The TTgnd extraction will be done only if a [GND Clamp] table exists. A high to low transition that produces a positive “glitch,” perhaps several nanoseconds later, indicates a stored charge in the ground clamp circuit. The test circuit is simulated using the complete IBIS model with C_comp and the Ct model defined under the [TTgnd] and [TTpower] keywords. An effective TTgnd value that produces a “glitch” with the same delay is extracted.

Similarly, the TTpower extraction will be done only if a [POWER Clamp] table exists. A low to high transition that produces a negative “glitch,” perhaps several nanoseconds later, indicates a stored charge in the power clamp circuit. An effective TTpower value that produces a glitch with the same delay is extracted.

It is preferred to do the extractions with the package parameters removed. However, if the extraction is done from measurements, then the package model should be included in the IBIS based simulation.

5) Series MOSFET Table Extractions:

An extraction circuit is set up according to [000Figure 39Figure 38](#). The switch is configured into the “On” state. This assumes that the Vcc voltage will be applied to the gate by internal logic. Designate one pin of the switch as the source node, and the other pin as the drain node. The table currents designated as Ids are derived directly as a function of the Vs voltage at the source node as Vs is varied from 0 to Vcc. This voltage is entered as a Vgs value as a consequence of the relationship $V_{table} = V_{gs} = V_{cc} - V_s$. Vds is held constant by having a fixed voltage Vds between the drain and source nodes. Note, $V_{ds} > 0$ V. The current flowing into the drain is tabulated in the table for the corresponding Vs points.

Formatted: Centered




Figure 39 – Example of Series MOSFET Table Extraction

~~– Example of Series MOSFET Table Extraction~~

It is expected that this data will be created from semiconductor vendor proprietary silicon models, and later correlated with actual component measurement.

Formatted: Keep with next

Formatted: Figure caption, Left, Space After: 0 pt

Formatted: Centered

10 ALGORITHMIC MODELING

10.1 ALGORITHMIC MODELING INTERFACE (AMI)

10.1.1 INTRODUCTION

Algorithmic modeling of advanced Serializer-Deserializer (SERDES) devices is supported by IBIS, through the Algorithmic Modeling Interface (AMI). The AMI approach breaks SERDES device modeling into two parts – electrical and algorithmic. The combination of the transmitter’s analog back-end, the serial channel and the receiver’s analog front-end are assumed to be linear and time invariant. There is no limitation that the equalization has to be linear and time invariant. The “analog” portion of the channel is characterized by means of an impulse response leveraging the IBIS constructs for device models defined in Sections 6.1, 6.2 and 6.3.

The transmitter equalization, receiver equalization and clock recovery circuits are assumed to have a high-impedance (electrically isolated) connection to the analog portion of the channel. This makes it possible to model these circuits based on a characterization of the analog channel. The behavior of these circuits is modeled algorithmically through two files:

- an executable model file, which processes the waveforms that characterize the channel
- an AMI parameter definition file, which defines key parameters and parameter ranges used by the executable model file and/or the EDA tool itself for algorithmic modeling

Both of these files are provided by the SERDES device vendor.

This section defines how the components of an algorithmic model are specified in a .ibs file.

There are scenarios where a receiver and transmitter circuits do not have prior information about their analog channel. Advanced models can perform link training communication to tune the transmitter equalizer parameters for optimized performance and adapt to the signature of any analog channel. This is done when transmitter tap parameters are re-configurable and receivers help them to be configured. Advanced communication specifications such as PCI express, USB, Fibre Channel, and IEEE 802.3 define link training protocols for transmitters and receivers. If both the transmitter and receiver AMI executable models support the same link training protocol (Back-channel Protocol/Back-Channel Interface Protocol), the EDA tool will facilitate the communication between the executable models enabling link training. Another name for Link Training in the industry is Auto-Negotiation.

A Link Training algorithm can either emulate what the silicon is actually doing, or it can use channel analysis methods to determine the optimal Tx equalization settings. This ability will also allow Rx AMI models to determine the Tx equalizations settings for channels that do not have automatic link training capabilities.

Channels with Repeaters will require that the Downstream Rx be able to control all upstream equalization.

Communications between the Rx and Tx executable models are in messages that both the Rx and Tx executable models understand, and the EDA tool does not need to understand. These agreed upon messages are called a Back-channel Protocol/Back-Channel Interface Protocol. This specification does not describe the details of the Back-channel Protocol/Back-Channel Interface Protocol but only a method to make the communication work.

This specification describes an underlying mechanism for the AMI .ami file and the executable model to allow information to be transferred from the Tx to the Rx and from the Rx to the Tx

Formatted: Heading 3, Space After: 0 pt

Formatted: Centered

without requiring the EDA tool to understand the content of this information, or even for the EDA tool to know that back-channel communications is occurring.
With the information provided in this specification, IC Vendors can develop models that support Back Channel Link Training in current IBIS AMI EDA tools.


Formatted: Normal, Space After: 0 pt

The structure of the executable model file, methods for passing data to and from the executable model file and how the executable model file is called from the EDA tool are described in Section 10.2. Section 10.3 describes the AMI parameter definition file syntax and usage.

References to algorithmic models may be included in .ibs files using the following keywords:

[Algorithmic Model]
[End Algorithmic Model]

The placement of these keywords within the hierarchy of IBIS is shown below:



Formatted: Centered

10.1.2 KEYWORD DEFINITIONS

Keywords: [Algorithmic Model], [End Algorithmic Model]

Required: No

Description: Used to reference an executable model file and accompanying AMI parameter definition file. This executable model file encapsulates signal processing functions, while the AMI parameter definition file includes configuration information for the model and EDA tool. In the case of a receiver, the executable model file may additionally include clock and data recovery functions. The executable model file can receive and modify waveforms ~~with~~from the analog channel, where the analog channel consists of the transmitter output stage, the transmission channel itself and the receiver input stage. This data exchange is implemented through a set of software functions. The signature of these functions is elaborated in Section 10.2 of this document. The function interface must comply with the ANSI "C" language.

Note that, while the file is described here as an "executable model file", the file is a compiled library of functions that may or may not be itself executable.

Sub-Params: Executable, Executable_Rx, Executable_Tx

Usage Rules: The [Algorithmic Model] keyword must be positioned within a [Model] section and it may appear only once for each [Model] keyword in a .ibs file. It is not permitted under the [Submodel] keyword or in [Model]s which are of Model_type Terminator, Series or Series_switch.

The [Algorithmic Model] always processes a single waveform regardless whether the model is single-ended or differential. When the model is differential, the waveform passed to the [Algorithmic Model] must be a difference waveform.

[Algorithmic Model], [End Algorithmic Model]:

Begins and ends an algorithmic model section, respectively.

Executable:

Three entries follow the Executable subparameter on each line:

Platform_Compiler_Bits ~~File~~Executable Model Name~~File~~ AMI Parameter File

The Platform_Compiler_Bits entry provides the name of the operating system, compiler and its version and the number of bits the executable model file is compiled for. It is a string without ~~white space~~whitespaces, consisting of three fields separated by an underscore ("_"). The first field consists of the name of the operating system followed optionally by its version. The second field consists of the name of the compiler followed by optionally by its version. The third field is an integer indicating the platform architecture. If the version for either the operating system or the compiler contains an underscore, it ~~must~~shall be converted to a hyphen "-". This is so that an underscore is only present as a separation character in the entry.

The architecture entry can be either "32" or "64". Examples of Platform_Compiler_Bits:

```
Linux_gcc3.2.3_32
Solaris5.10_gcc4.1.1_64
Solaris_cc5.7_32
Windows_VisualStudio7.1.3088_32
HP-UX_accA.03.52_32
```

Formatted: Centered

The EDA tool will check for the compiler information and verify if the executable model file is compatible with the platform (operating system and platformarchitecture).

Multiple occurrences, without duplication, of Executable are permitted, to ~~allow for~~ providingsupport executable model files for ~~as many combinations of operating system, architecture platforms,~~ and compilers for the same algorithmic model.

The Executable Model File Name provides the ~~name of the~~ executable model file reference. This shall be an external file. The executable model file ~~should be~~ shall reside in the same directory as the .ibs file or in a relative path under that directory. See Section 10.2 for details.

The AMI Parameter File entry provides the name of the AMI parameter definition file reference, which shall have an extension of “.ami”. This ~~must shall~~ be an external file, ~~and should~~ The .ami file shall reside in the same directory as the .ibs file ~~and the executable model file~~ or in a relative paths under that directory. See Section 10.3, “AMI PARAMETER DEFINITION FILE STRUCTURE”, for details.

Executable is prohibited if the Model_type for the associated [Model] is “I/O”, “I/O_open_drain”, “I/O_open_sink”, “I/O_open_source”, or “I/O_ECL”.

Executable_Rx, Executable_Tx:

The Executable_Rx and Executable_Tx subparameters are alternatives to the Executable subparameter, for I/O-capable buffers. The arguments (fields) supported are syntactically identical to the Executable subparameter. At least one Executable_Rx or one Executable_Tx subparameter is required if the Model_type for the associated [Model] is “I/O”, “I/O_open_drain”, “I/O_open_sink”, “I/O_open_source”, or “I/O_ECL”. For all other Model_types where [Algorithmic Model] is supported, only the Executable subparameter is permitted. In these cases, the direction of the associated [Algorithmic Model]s shall be assumed by the EDA tool to follow the [Model] Model_type declaration.

It is assumed that the [Model] Model_type, use of [Algorithmic Model] Executable_Rx and/or Executable_Tx subparameters, and ~~the directions of .ami file Reserved Parameters; directions~~ are consistent (e.g., that a [Model] of Model_type I/O shall have associated [Algorithmic Model] Executable_Rx and/or Executable_Tx subparameters, each with unique .ami file associations where the .ami files use only Tx-capable and only Rx-capable Reserved Parameters, respectively).

For any given I/O [Model], the [Algorithmic Model] Executable_Rx and Executable_Tx subparameters present shall each refer to unique .ami files (Parameter_Name argument). A single executable may be configured to process both transmit and receive waveform information and so may be used for both directions; unique AMI parameter definition files are required for each direction, however.

The EDA tool is responsible for determining, through interaction with the user, the particular direction and associated files to use for a given simulation.

Examples:

Example of Executable in [Algorithmic Model]:

```
[Algorithmic Model]
| The Model_type for the associated [Model] is something other than "I/O"
| or its variants
```

Formatted: Example text

Formatted: Centered


```
Executable Windows_VisualStudio_32 tx_getwave.dll tx_getwave_params.ami
Executable Solaris_cc_32 libtx_getwave.so tx_getwave_params.ami
|
[End Algorithmic Model]
```

Example of Executable_Rx and Executable_Tx for Bi-directional Model in [Algorithmic Model]:

```
[Algorithmic Model]
| The Model_type for the associated [Model] must be "I/O"
| "I/O_open_drain", "I/O_open_sink", "I/O_open_source", or "I/O_ECL".
|
Executable_Tx Windows_VisualStudio_32 tx_getwave.dll tx_getwave_params.ami
Executable_Tx Solaris_cc_32 libtx_getwave.so tx_getwave_params.ami
|
Executable_Rx Windows_VisualStudio_32 rx_getwave.dll rx_getwave_params.ami
Executable_Rx Solaris_cc_32 libtx_getwave.so rx_getwave_params.ami
|
[End Algorithmic Model]
```

Formatted: Keyword

Formatted: Example text

Formatted: Normal, Space After: 0 pt

Formatted: Centered

10.2 AMI EXECUTABLE MODEL FILE PROGRAMMING GUIDE

This section is organized as an interface and programming guide for the executable model file referenced by the [Algorithmic Model] keyword described in Section 10.1. Section 10.3 serves as a reference document for the AMI parameter definition file structure for model makers and software engineers.

10.2.1 OVERVIEW

The dynamically-loaded executable model file of a Serializer-Deserializer (SERDES) transmitter or receiver implements an Application Programming Interface (API) containing up to five functions: “AMI_Resolve”, “AMI_Resolve_Close”, “AMI_Init”, “AMI_GetWave” and “AMI_Close”. The executable model file of a Serializer-Deserializer (SERDES) transmitter or receiver contains up to five functions: “AMI_Resolve”, “AMI_Resolve_Close”, “AMI_Init”, “AMI_GetWave” and “AMI_Close”. The interfaces to these functions are designed to support three different phases of the simulation process: initialization, simulation of a segment of time, and termination of the simulation.

These functions (AMI_Resolve, AMI_Resolve_Close, AMI_Init, AMI_GetWave and AMI_Close) should all be supplied in a single executable model file, and their names and signatures must be as described in this section. The executable model files may reference other dynamic libraries as long as they are part of the operating system, or are delivered together with the executable model file by the model maker. To prevent failures related to dynamic library dependencies, models should be tested on each operating system for which they are released using a dynamic library checking tool such as ldd or Dependency Walker on a “clean” system which has only an operating system installed that is compatible with the AMI models being tested.

The five functions can be included in the executable model file in one of the following four combinations:

- Case 1: Executable model file has AMI_Init, AMI_GetWave and AMI_Close.
- Case 2: Executable model file has AMI_Init and AMI_Close.
- Case 3: Executable model file has AMI_Resolve, AMI_Resolve_Close, AMI_Init, AMI_GetWave and AMI_Close.
- Case 4: Executable model file has AMI_Resolve, AMI_Resolve_Close, AMI_Init and AMI_Close.”

Please note that the functions AMI_Init and AMI_Close are always required.

The interfaces to these functions are defined from three different perspectives. In addition to specifying the signature of the functions to provide a software coding perspective, anticipated application scenarios provide a functional and dynamic execution perspective, and a specification of the software infrastructure provides a software architecture perspective. Each of these perspectives is required to obtain interoperable software models.

Notes:

10.2.21. Throughout this section, terms “long”, “double” etc. are used to indicate the data types in the C programming language as published in ISO/IEC 9899-1999.

Formatted: Page break before

Formatted: Font: (Default) Times New Roman, 12 pt

Formatted: Font: Not Bold

Formatted: Figure caption, Numbered + Level: 1 + Numbering Style: 1, 2, 3, ... + Start at: 1 + Alignment: Left + Aligned at: 0.5" + Indent at: 0.75"

Formatted: Centered

~~40.2.32.~~ Throughout this section, text strings inside the symbols “<” and “>” should be considered to be supplied or substituted by the model maker. Text strings inside “<” and “>” are not reserved and can be replaced.

40.2.410.2.2 APPLICATION SCENARIOS

The next three sections provide an overview of the two simulation types supported for algorithmic models by IBIS. Statistical simulations require that the algorithm in the executable model file is linear and time-invariant (LTI). Time domain simulations do not have this requirement.

Therefore, executable model files used in time domain simulations may also contain non-linear and/or time-variant (non-LTI) algorithms.

System simulations will commonly involve a transmitter (Tx) and a receiver (Rx) executable model file, each of which may perform filtering in the AMI_Init function, the AMI_GetWave function, or both (i.e., a "dual" algorithmic model). In the case of a "dual" algorithmic model, the filtering functionality in the AMI_Init and AMI_GetWave functions are each intended to be independent representations of the device's equalization. Users of a dual model can elect to use either the AMI_Init or AMI_GetWave filtering functionality, but not combine both simultaneously.

While the primary purpose of the AMI_Init function is to perform the required initialization steps, it may also include LTI signal processing algorithms. Therefore, statistical simulations may be performed using the AMI_Init function alone.

Even though time domain simulations may also be performed with the LTI AMI_Init and/or LTI AMI_GetWave functions, AMI_GetWave functions containing non-LTI algorithms may only be simulated in the time domain.

An additional flow is provided to illustrate the use of dependent model parameters.

40.2.5 STATISTICAL SIMULATIONSSIMULATIONS

1. From the system netlist, the EDA tool determines that a given buffer is described by an IBIS [Model].
2. From the IBIS [Model], the EDA tool determines that the buffer is described in part by an [Algorithmic Model].
3. The EDA tool loads the executable model file referenced by [Algorithmic Model], and obtains the addresses of the AMI_Init, AMI_GetWave, and AMI_Close functions.
4. The EDA tool loads the corresponding AMI parameter definition file (.ami file) and assembles the arguments for the AMI_Init function. These arguments include an impulse response matrix, a memory handle for the dynamic memory used by the executable model, the parameters for configuring the algorithmic model, and optionally the impulse response(s) of any crosstalk interferers.
5. The EDA tool calls the AMI_Init function with the arguments previously prepared. The AMI_Init function of the transmitter and receiver [Algorithmic Model]s are called separately as described in the reference flow below.

Formatted: Heading 4

Formatted: Centered

6. The AMI_Init function parses the configuration parameters, allocates dynamic memory, places the address of the start of the dynamic memory into the memory handle and modifies the impulse response by the filter response of the [Algorithmic Model].
7. The EDA tool completes the rest of the simulation/analysis using the impulse response calculated by the AMI_Init function which is a complete representation of the behavior of a given [Algorithmic Model] combined with the channel.
8. Before exiting, the EDA tool calls the AMI_Close function, giving it the address ~~in~~of the memory handle for the [Algorithmic Model].
9. The AMI_Close function de-allocates the dynamic memory used by the [Algorithmic Model] and performs whatever other clean-up actions are required.
10. The EDA tool terminates execution.

40.2.6 TIME DOMAIN-DOMAIN SIMULATIONSSIMULATIONS

1. From the system netlist, the EDA tool determines that a given buffer is described by an IBIS [Model].
2. From the IBIS [Model], the EDA tool determines that the buffer is described in part by an [Algorithmic Model].
3. The EDA tool loads the executable model file referenced by [Algorithmic Model], and obtains the addresses of the AMI_Init, AMI_GetWave, and AMI_Close functions.
4. The EDA tool loads the corresponding AMI parameter definition file (.ami file) and assembles the arguments for the AMI_Init function. These arguments include an impulse response matrix, a memory handle for the dynamic memory used by the [Algorithmic Model], the parameters for configuring the [Algorithmic Model], and optionally the impulse response(s) of any crosstalk interferers.
5. The EDA tool calls the AMI_Init function with the arguments previously prepared. The AMI_Init function of the transmitter and receiver [Algorithmic Model]s are called separately as described in the reference flow below.
6. The AMI_Init function parses the configuration parameters, allocates dynamic memory, places the address of the start of the dynamic memory into the memory handle and (optionally) modifies the impulse response by the filter response of the [Algorithmic Model]. The EDA tool may make use of the impulse response returned by the AMI_Init function in its further analysis if needed.
7. The EDA tool generates a time domain digital input waveform bit pattern (stimulus). A long bit pattern (and simulation) may be broken up into multiple time segments by the EDA tool. For example, if one million bits are to be simulated, there can be 1000 segments of 1000 bits each, i.e., one time segment comprises 1000 bits. The segments are not required to be equally sized and are not required to contain an integer number of bits.
8. For each time segment, the EDA tool calls the AMI_GetWave function of the transmitter (if it exists), giving it the digital input waveform and the address ~~in~~of the memory handle for the [Algorithmic Model].
9. For the AMI_GetWave function of the receiver, the EDA tool takes the output from the transmitter AMI_GetWave function (if it exists) and combines it (for example by convolution) with

Formatted: Heading 4

Formatted: Centered

the channel impulse response to produce an analog waveform and passes this result to the receiver AMI_GetWave function for each time segment of the simulation. If the transmitter AMI_GetWave function doesn't exist, the EDA tool takes the output of the transmitter AMI_Init function and combines that (for example by convolution) with the digital stimulus bit pattern to produce the analog waveform for the receiver AMI_GetWave function.

10. The output waveform of the receiver AMI_GetWave function represents the voltage waveform at the decision point of the receiver. The EDA tool completes the simulation/analysis with this waveform.

11. Before exiting, the EDA tool calls the AMI_Close function, giving it the address `ofm` the memory handle for the [Algorithmic Model].

12. The AMI_Close function de-allocates the dynamic memory used by the [Algorithmic Model] and performs whatever other clean-up actions are required.

13. The EDA tool terminates execution.

10.2.7 REFERENCE FLOWS

The next two sections define a reference simulation flow for statistical and time domain system analysis simulations. Other methods of calling models and processing results may be employed, but the final simulation waveforms are expected to match the waveforms produced by this reference simulation flow.

A system simulation usually involves a transmitter (Tx) and a receiver (Rx) model with a passive channel placed between them.

STATISTICAL ~~SSIMULATION~~ REFERENCE-REFERENCE FLOWFLOW

Step 1. The EDA tool obtains the impulse response for the analog channel. This represents the combined impulse response of the transmitter's analog output, the channel and the receiver's analog front end. The transmitter's output or receiver's input characteristics must not include any filtering effects, for example equalization, in this impulse response, although it may include any parasitics which are included in the Tx or Rx analog model.

Step 2. The output of Step 1 is presented to the Tx executable model file's AMI_Init function and the Tx AMI_Init function is executed. The impulse response returned by the Tx AMI_Init function is passed onto Step 3.

Step 3. The output of Step 2 is presented to the Rx executable model file's AMI_Init function and the Rx AMI_Init function is executed. The impulse response returned by the Rx AMI_Init function is passed onto Step 4.

Step 4. The EDA tool completes the rest of the simulation/analysis using the impulse response calculated in Step 3 by the Rx executable model file's AMI_Init function which is a complete representation of the behavior of a given [Algorithmic Model] combined with the channel.

Formatted: Heading 4

Formatted: Heading 5

Formatted: Centered

TIME DOMAIN DOMAIN SIMULATION SIMULATION REFERENCE FLOWFLOW

Formatted: Heading 5

Step 1. The EDA tool obtains the impulse response for the analog channel. This represents the combined impulse response of the transmitter's analog output, the channel and the receiver's analog front end. The transmitter's output or receiver's input characteristics must not include any filtering effects, for example equalization, in this impulse response, although it may include any parasitics which are included in the Tx or Rx analog model.

Step 2. The output of Step 1 is presented to the Tx executable model file's AMI_Init function and the Tx AMI_Init function is executed. The Tx AMI_Init function may modify the impulse response or choose to leave it unchanged.

Step 3. The output of Step 2 is presented to the Rx executable model file's AMI_Init function and the Rx AMI_Init function is executed. The Rx AMI_Init function may modify the impulse response or choose to leave it unchanged.

Under certain circumstances, for example when the Rx AMI_Init function includes an optimization algorithm, the impulse response presented to the Rx AMI_Init function must include the Tx equalization effects for the optimization to work correctly. However, when the Tx AMI model contains an AMI_GetWave function that performs a similar or better equalization than the Tx AMI_Init function, there is a possibility for "double-counting" the equalization effects in the Tx executable model file. To allow for such models to work correctly, the EDA tool can operate in one of several ways, two of which are documented here:

- not utilize the Tx AMI_GetWave functionality, by treating the Tx AMI model as if the Tx GetWave_Exists was False.
- use deconvolution to obtain the impulse response of the Rx filter. Since the AMI_Init function contains a linear and time invariant algorithm, the Rx equalization can be represented as an impulse response. Since the output of the Rx AMI_Init function (output of Step 3) is an impulse response modified by the Rx equalization (e.g., by convolving the input of the Rx AMI_Init function with the impulse response of the Rx filter), the impulse response of the Rx filter can be obtained by deconvolving the output of Step 3 with the input presented to Step 3.

Note: The Rx executable model file writer should keep in mind that it is not guaranteed that the impulse response that is presented to the Rx AMI_Init function will always include the effects of the Tx filter. Therefore, the Rx AMI_Init function may not be able to perform accurate optimization under all circumstances. For this reason, the parameters of the Rx AMI_Init function should always default to valid values or have a mechanism to accept user-defined coefficients and allow the user to turn off any automatic optimization routines to ensure successful simulations.

Step 4. The EDA tool produces a digital stimulus waveform. A digital stimulus waveform is 0.5 when the stimulus is "high", -0.5 when the stimulus is "low", and may have a value between -0.5 and 0.5 such that transitions occur when the stimulus crosses 0.

Step 5. If Tx GetWave_Exists is True the output of Step 4 is presented to the Tx executable model file's AMI_GetWave function and the Tx AMI_GetWave function is executed. The output of the Tx AMI_GetWave function is passed on to Step 6.

Step 6a. If Tx GetWave_Exists is True and Rx GetWave_Exists is True, the output of Step 5 is convolved with the output of Step 1 by the EDA tool and the result is passed on to Step 7.

Formatted: Centered

Step 6b. If Tx GetWave_Exists is False and Rx GetWave_Exists is True, the output of Step 4 is convolved with the output of Step 2 by the EDA tool and the result is passed on to Step 7.

Step 6c. If Tx GetWave_Exists is False and Rx GetWave_Exists is False, the output of Step 4 is convolved with the output of Step 3 by the EDA tool and the result is passed on to Step 8.

Step 6d. If Tx GetWave_Exists is True and Rx GetWave_Exists is False, the output of Step 5 is convolved with the output of Step 1 and the Impulse Response of the Rx filter by the EDA tool and the result is passed on to Step 8. (The Impulse Response of the Rx filter may be obtained by deconvolving the output of Step 3 by the input of Step 3).

Note: For the scenario where the Tx AMI_Init function does NOT include equalization effects (i.e., does not modify the impulse response of the channel), Step 6d is functionally equivalent to simply convolving the output of Step 5 with the output of Step 3.

Step 7. If Rx GetWave_Exists is True the output of Step 6 is presented to the Rx executable model file's AMI_GetWave function and the Rx AMI_GetWave function is executed. The output of the Rx AMI_GetWave function is passed on to Step 8.

Step 8. The output of Step 6c, 6d or 7 becomes the simulation waveform output at the Rx decision point. Step 7 optionally may also return clock ticks, which may be post-processed by the simulation tool or presented to the user as is.

Steps 4 through 8 can be called once or can be called multiple times to process the full analog waveform. Splitting up the full analog waveform into multiple calls reduces the memory requirements when doing long simulations, and allows AMI_GetWave to return model status every so many bits. Once all blocks of the input waveform have been processed, Tx AMI_Close and Rx AMI_Close are called to perform any final processing and release allocated memory.

DEPENDENT MODEL PARAMETERS

The usage of the dependent model parameter API is described below.

1. The User-user selects IBIS model and specifies corner and data rate.
2. The EDA tool initializes AMI_parameters_out to NULL.
3. If Resolve_Exists is False, go to step 9.
4. If Resolve_Exists is True, the EDA tool allocates memory for the AMI_parameters_in string and writes to it name-value pairs of all parameters of Usage type In.
5. The EDA tool calls AMI_Resolve before analog channel impulse characterization.
6. The executable model computes dependent parameter values according to independent parameter values in AMI_parameters_in, bit_time, corner and model_name.
7. The executable model allocates memory for the AMI_parameters_out string and writes to it name-value pairs of dependent parameters.
8. The EDA tool sets/adjusts analog model parameters if their values are returned by AMI_Resolve in AMI_parameters_out. EDA tool calls AMI_Resolve_Close to release the memory allocated by the executable model in AMI_Resolve.

Formatted: Space After: 6 pt

Formatted: Centered

- The EDA tool characterizes analog channel impulse responses and finishes the rest of the simulation.

Note that dependent parameters are of Usage Dep, and their values used in the simulation are set by the call to AMI_Resolve before the call to AMI_Init. Values of parameters of Usage InOut returned by the AMI_Init and AMI_GetWave functions shall not affect the dependent parameter values used in the simulation.

The dependent parameter API provides model vendors scalability, extensibility and flexibility to implement dependency relations. It also conceals the dependency formula and allows any complex dependency relation.

Example:

```
(Rx_model
  (Reserved Parameters
    (AMI_Version (Usage Info) (Type String) (Value "6+7.0")
      (Description "This is a v6+7.0 AMI file."))
    (Resolve_Exists (Usage Info) (Type Boolean) (Value True)
      (Description "Indicates whether the executable model implements
        AMI_Resolve."))
    (Model_Name (Usage In) (Type String) (Value "ignore_me")
      (Description "IBIS model name"))
    (Rx_Receiver_Sensitivity (Usage Out) (Type Float) (Range 0.0 0.0 0.01)
      (Description "Value depends on OP_mode and data rate"))
    (Init_Returns_Impulse (Usage Info) (Type Boolean) (Default True)
      (Description "Impulse response is returned"))
    (GetWave_Exists (Usage Info) (Type Boolean) (Default True)
      (Description "GetWave Exists"))
  )
  (Model_Specific
    (Tstonefile_my_file (Usage Dep) (Type String) (Value "ignore_me-s4p")
      (Description "Rx analog model. Custom file input. Value depends on
        OP_mode"))
    (my_corner (Usage In) (Type String) (Corner "Typ" "Min" "Max")
      (Description "Informs the executable model what which corner is selected by
        user"))
    (OP_mode (Usage In) (Type Integer) (List 0 1 2 3)
      (Description "Operation mode"))
    ...
  )
)
```

In this example, the Rx analog model is represented with a 4-port ~~touchstone~~ Touchstone file specified by parameter ~~Tstonefile~~my_file. Both Rx_Receiver_Sensitivity and my_file~~Tstonefile~~ depend on the legacy IBIS model name, parameter my_corner, and parameter OP_mode, which specifies the device operation mode. Rx_Receiver_Sensitivity also depends on bit_time. Parameters Model_Name, my_corner and OP_mode, having usage type In, -are included in both input parameter strings to AMI_Resolve and AMI_Init. my_file~~Tstonefile~~ is of usage type Dep,

Formatted: Keyword

Formatted: Space After: 4 pt

Formatted: Space After: 4 pt

Formatted: Keyword Descriptions

Formatted: Font: (Default) Courier New, 10 pt

Formatted: Example text, Indent: First line: 0"

Formatted: Example text

Formatted: Example text, Indent: Left: 0"

Formatted: Example text

Formatted: Space After: 4 pt

Formatted: Centered

and its dependency on Model_Name, my_corner and OP_mode is resolved in AMI_Resolve, which returns the value of `my_Tstonefile`. Rx_Receiver_Sensitivity is of usage type Out, and its dependency on Model_Name, my_corner, OP_mode and bit_time is resolved in AMI_Init, which returns the value of Rx_Receiver_Sensitivity.

The AMI parameters and their syntax in the previous example are explained in the sections below.

10.2.3 FUNCTION SIGNATURES

This section defines the structure and parameters used with required and optional functions.

Function: **AMI_Init**

Required: Yes

Declaration: long AMI_Init (double *impulse_matrix,
 long number_of_rows,
 long aggressors,
 double sample_interval,
 double bit_time,
 char *AMI_parameters_in,
 char **AMI_parameters_out,
 void **AMI_memory_handle,
 char **msg)

Arguments:

impulse_matrix

“impulse_matrix” points to a memory location where the collection of channel voltage impulse responses, called the “impulse response matrix”, is stored in the form of a single dimensional array of floating point numbers. The impulse responses pointed to by the “impulse_matrix” argument are both input and output. The EDA tool provides the impulse responses. The algorithmic model is expected to modify the impulse responses in place by applying a filtering behavior, for example, an equalization function, if modeled in the AMI_Init function. The impulse response values are uniformly spaced in time. The sample spacing is determined by the EDA tool and passed to the algorithmic model through the AMI_Init function’s “sample_interval” argument.

The first column of the impulse response matrix is the impulse response for a through channel, a channel that serves as a communication path between a transmitter/receiver pair. The rest of the columns contain the impulse responses of crosstalk channels. Crosstalk channels describe the paths between aggressor transmitters and victim receiver(s). Transmitters which are not part of a through channel between a certain transmitter/receiver pair are all considered aggressor transmitters with respect to that through channel. The receiver of the through channel in consideration is referred to as the victim receiver. The crosstalk impulse responses may be placed into the impulse response matrix in any order.

Formatted: Heading 3

Formatted: Centered

The single dimensional array of “impulse_matrix” is formed by concatenating the columns of an impulse response matrix, starting with the first column and ending with the last column. The matrix elements can be retrieved or identified using the following relationships:

$$impulse_matrix[idx] = impulse\ response\ matrix\ element\ (row,\ col)$$

Where:

- $idx = col * number_of_rows + row$
- row is the row index ranging from 0 to $number_of_rows-1$
- col is the column index ranging from 0 to $aggressors$

Each impulse response in the impulse response matrix must have the same sample spacing and the same length.

To include any crosstalk effects in the Reference Flows described in this section of this specification, the crosstalk impulse responses must be included in the “impulse_matrix” and passed to the transmitter and receiver AMI_Init functions. If present, any filtering in the transmitter and/or receiver AMI_Init function(s) must also be applied to the crosstalk impulse responses to properly account for the crosstalk effects.

Note that the “impulse_matrix” will contain a different set of crosstalk impulse responses for the transmitter and receiver AMI_Init calls, even for a transmitter/receiver pair of the same through channel. A transmitter’s AMI_Init function operates on those impulse responses which originate from that transmitter, including the through channel and crosstalk channel impulse responses. A victim receiver’s AMI_Init function, on the other hand, operates on all of those impulse responses which are received by that victim receiver, including the through channel and crosstalk channel impulse responses.

As an illustration, consider a crosstalk analysis with five channels numbered 1 through 5, where channel 3 in the center is the through channel of the transmitter/receiver pair Tx3/Rx3, and Rx3 is the victim receiver. In this case channels 1, 2 and 4, 5 are the aggressor channels with the aggressor transmitters Tx1, Tx2, Tx4 and Tx5. If the five “impulse_matrix”-es of the five transmitters’ AMI_Init functions contain the following data:

```
*****
impulse_matrix impulse_matrix
column 1      column 2

Tx1      IR1_1      IR1_3
Tx2      IR2_2      IR2_3
Tx3      IR3_3
Tx4      IR4_4      IR4_3
Tx5      IR5_5      IR5_3
*****
```

Formatted: (Asian) Chinese (PRC)

then the “impulse_matrix” passed into the victim receiver’s (Rx3) AMI_Init function will contain the following data:

```
*****
impulse_matrix impulse_matrix impulse_matrix impulse_matrix impulse_matrix
*****
```

Formatted: (Asian) Chinese (PRC)

Formatted: Centered

```

      column 1      column 2      column 3      column 4      column 5
Rx3 Tx3Init(IR3_3) Tx1Init(IR1_3) Tx2Init(IR2_3) Tx4Init(IR4_3) Tx5Init(IR5_3)
*****

```

where "IR_i_j" represents the impulse response from the transmitter on channel *i* to the receiver on channel *j*, Tx1Init() .. Tx5Init() represents the output of a transmitter's AMI_Init function which modified the impulse response denoted inside the parentheses. Note that while in this example the "impulse_matrix" of each transmitter's AMI_Init function contains at most one crosstalk impulse response, the victim receiver's "impulse_matrix" contains four crosstalk impulse responses. Also, using the above notation note that the first index number of each impulse response passed to the transmitter's AMI_Init function matches the transmitter's channel number, and the second index number of each impulse response passed to the receiver's AMI_Init function matches the receiver's channel number.

It is the EDA tool's responsibility to rearrange the content of the "impulse_matrix" between the transmitter and receiver AMI_Init calls.

The EDA tool is also responsible to limit the number of crosstalk channel impulse responses in "impulse_matrix" so that they shall not exceed "Max_Init_Aggressors" as specified in the corresponding AMI parameter definition file of the algorithmic model. Consequently, the "aggressors" parameter of the AMI_Init function shall never contain a greater value than the value provided in "Max_Init_Aggressors" of the corresponding AMI parameter definition file. While the allocated memory space for "impulse_matrix" may be larger, it is assumed that there is no meaningful data in that space beyond the last column of the impulse response matrix that is stored in it.

The AMI_Init function must not change the size or organization of "impulse_matrix" that it was given in any way.

number_of_rows

The number of rows in the impulse_matrix.

aggressors

The number of aggressors in the impulse_matrix.

sample_interval

This is the sampling interval of the "impulse_matrix" passed into the AMI_Init function and the "wave" passed into the AMI_GetWave function. The sample_interval is determined by the EDA tool and it is usually a fraction of the bit_time. The "impulse_matrix" and "wave" returned by the algorithmic model must have the same "sample_interval" as the original "impulse_matrix" and "wave" that was passed into the algorithmic model. The unit for sample_interval is the second.

Impulse responses in "impulse_matrix" and waveforms in "wave" should be treated as continuous analog waveforms by the algorithmic models. For this reason, algorithmic models must be able to produce valid results at any sample_interval. Any internal analog to digital conversion or

Formatted: Centered

resampling is the responsibility of the algorithmic model. In case the algorithmic model is unable to operate at a given `sample_interval`, it should abort gracefully with an exit code 0 (failure) and appropriate messaging.

Example:

```
Sample_interval = (lowest_bit_time / 64)
```

bit_time

`bit_time` is the bit time or unit interval (UI) of the current data, e.g., 100 ps, 200 ps etc. The executable model file may use this information along with the `impulse_matrix` to initialize the filter coefficients. The unit for `bit_time` is the second. For PAM4 models, `bit_time` shall be the symbol time.

AMI_parameters_in

The `AMI_parameters_in` argument is a pointer to a string. Memory for the string is allocated and de-allocated by the EDA tool. All the input from the AMI parameter definition file is passed to the algorithmic model using a string that has been formatted as using the tree structure defined below.

The `AMI_parameters_in` argument must always be present in the `AMI_Init` function call and it must always contain the address of a valid string. The string must always contain at least the root name of the parameter tree, even if there are no parameters to pass to the algorithmic model.

Examples:

Examples of tree structures used for formatting and passing parameters:

```
(mySampleAMI_1)

(mySampleAMI_2
  (tx
    (taps 4)
    (spacing sync)
  )
)

(mySampleAMI_3
  (branch1
    (leaf1 value1)
    (leaf2 value2)
  )
  (branch2
    (leaf3 value3)
    (leaf4 value4)
  )
  (leaf5 value5 value6 value7)
)
)
```

The syntax for the parameter string is:

1. 1. The parameter and message strings passed through the `AMI_parameters_in`, `AMI_parameters_out` and `msg` arguments must not be enclosed in double quotes.

Formatted: List Paragraph, Numbered + Level: 1 + Numbering Style: 1, 2, 3, ... + Start at: 1 + Alignment: Left + Aligned at: 0.25" + Indent at: 0.5"

Formatted: Centered

- ~~2.2.~~ Neither names nor individual values except for string literals may contain ~~white space~~whitespace characters.
- ~~1.3.~~ Parameter name/value pairs are always enclosed in parentheses, with the value separated from the name by ~~white space~~whitespace.
- ~~2.4.~~ A parameter value in a name/value pair can be either a single value or a list of values separated by whitespace.
- ~~3.5.~~ Parameter name/value pairs can be grouped together into parameter groups by starting with an open parenthesis followed by the group name followed by the concatenation of one or more name/value pairs followed by a close parenthesis.
- ~~4.6.~~ Parameter name/values pairs and parameter groups can be freely intermixed inside a parameter group.
- ~~5.7.~~ The top level parameter string must be a parameter group.
- ~~6.8.~~ ~~White space~~Whitespace is ignored, except as a delimiter between the parameter name and value.
- ~~7.9.~~ Parameter values can be expressed either as a string literal, Boolean literal (True or False), decimal number, or a floating point number in the standard ANSI “C” notation (e.g., 2.0e-9). String literal values are delimited using a double quote (") and no double quotes are allowed inside the string literals. Empty string literals are denoted by two successive double quote characters.
- ~~8.10.~~ A parameter can be assigned an array of values by enclosing the parameter name and the array of values inside a single set of parentheses, with the parameter name and the individual values all separated by ~~white space~~whitespace.

The modified BNF specification for the syntax is:

```

<tree>:
  <branch>

<branch>:
  ( <branch name> <leaf list> )

<leaf list>:
  <branch>
  <leaf>
  <leaf list> <branch>
  <leaf list> <leaf>

<leaf>:
  ( <parameter name> whitespace <value list> )

<value list>:
  <value>
  <value list> whitespace <value>

<value>:
  <string_literal>
  <Boolean_literal>
  <decimal number>
  <decimal number>e<exponent>

```

Formatted: Centered

```
<decimal number>E<exponent>
```

Formatted: Indent: Left: 0"

AMI_parameters_out

The AMI_parameters_out argument is a pointer to a string pointer. Memory for the string is allocated and de-allocated by the algorithmic model. The model returns a pointer to the string as the contents of this argument. The string must be formatted using the tree structure described in AMI_parameters_in above. The AMI_Init function may use this string to return parameters to the EDA tool.

While the AMI_parameters_out argument must always be present in the AMI_Init function call and the EDA tool must always provide a valid (non-zero) address value in it, algorithmic models are not required to return anything at that address to the EDA tool. For this reason, the EDA tool must also initialize the memory content at that address to zero (null pointer) prior to calling the AMI_Init function, so that after the execution of the function it can determine whether or not the function returned a valid string pointer at that address. If the AMI_Init function does not have any parameters to return to the EDA tool, it must return a pointer at the address provided in this argument to a string which contains nothing but the root name. Note that the root name must always be included in the string.

AMI_memory_handle

Used to point to local storage for the algorithmic block being modeled and shall be passed back during the AMI_GetWave calls. e.g., a code snippet may look like the following:

```
my_space = allocate_space( sizeof_space );
status = store_all_kinds_of_things( my_space );
*serdes_memory_handle = my_space;
```

The memory pointed to by AMI_handle is allocated and de-allocated by the model.

msg

The msg argument is a pointer to a string pointer. Memory for the string is allocated and de-allocated by the algorithmic model. The model returns a pointer to the string as the contents of this argument. The AMI_Init function may use this string to send a descriptive, textual message to the EDA tool to be displayed in the user interface and/or to be saved in a log file.

While the msg argument must always be present in the AMI_Init function call and the EDA tool must always provide a valid (non-zero) address value in it, algorithmic models are not required to return anything at that address to the EDA tool. For this reason, the EDA tool must also initialize the memory content at that address to zero (null pointer) prior to calling the AMI_Init function, so that after the execution of the function it can determine whether or not the function returned a valid string pointer at that address. If the AMI_Init function does not have a message string to return to the EDA tool, it may take the following actions:

- ignore the address provided in this argument (leaving the EDA tool provided null pointer at that address)

Formatted: Centered

- return a null pointer at the address provided in this argument (redundantly rewriting the EDA tool provided null pointer at that address)

Return Value

1 for success
0 for failure

Algorithmic models shall return a failure code (0) if and only if the function call fails due to a program execution error. In all other cases the return code shall be "success" (1), even if the function cannot operate properly due to some functional problems. For example, if a function includes a CDR which is unable to get into a stable mode, the function shall still return a success code (1). Examples for returning a failure code (0) may include an invalid data type, a null pointer during run time, or anything that prevents the successful execution of the model's code.

The authors of Algorithmic Models are encouraged to provide feedback to the EDA tool's users through the various available messaging options about any difficulties the model encounters during execution, regardless of what the value of the function's return code is.

Function: **AMI_GetWave**

Required: No

Declaration: `long AMI_GetWave (double *wave,
 long wave_size,
 double *clock_times,
 char **AMI_parameters_out,
 void *AMI_memory)`

Arguments:

wave

"wave" points to a memory location where a uniformly sampled vector of a time domain waveform is stored. The waveform pointed to by the "wave" argument is both input and output. The EDA tool provides the wave. The algorithmic model is expected to modify the waveform in place by applying a filtering behavior, for example, an equalization function, if modeled in the AMI_GetWave function. The sample spacing is determined by the EDA tool and passed to the algorithmic model through the AMI_Init function's "sample_interval" argument.

Depending on the EDA tool and the analysis/simulation method chosen, the input waveform could include many components. For example, the input waveform could include:

- The waveform for the primary channel only.
- The waveform for the primary channel plus crosstalk and amplitude noise.
- The output of a time domain circuit EDA tool such as SPICE.

Formatted: Centered

For NRZ models, it is assumed that the electrical interface to either the driver or the receiver is differential. Therefore, the sample values are assumed to be differential voltages centered nominally around zero volts. The algorithmic model's logic threshold may be non-zero, for example to model the differential offset of a receiver; ~~h~~. However, that offset will usually be small compared to the input or output differential voltage.

The output waveform is expected to be the waveform at the decision point of the receiver (that is, the point in the receiver where the choice is made as to whether the data bit is a "1" or a "0"). It is understood that for some receiver architectures, there is no one circuit node which is the decision point for the receiver. In such a case, the output waveform is expected to be the equivalent waveform that would exist at such a node, were it to exist.

For PAM4 models, it is assumed that the electrical interface to either the driver or the receiver is differential and will have four logic levels.

The output waveform is expected to be the waveform at the decision point of the receiver (that is, the point in the receiver where the choice is made as to whether the symbol is a "0", "1", "2" or a "3"). It is understood that for some receiver architectures, there is no one circuit node which is the decision point for the receiver. In such a case, the output waveform is expected to be the equivalent waveform that would exist at such a node, were it to exist.

wave_size

This is the number of samples in the waveform vector that is in the AMI_GetWave function argument "wave". The length of this waveform is determined by the EDA tool. The value of "wave_size" may be different between AMI_GetWave calls within the same simulation. The "wave" returned by the algorithmic model must have the same number of samples as the original "wave" that was passed into the algorithmic model. Algorithmic models must be able to produce valid results with any wave_size. In case the algorithmic model is unable to operate with a given wave_size, it should abort gracefully with an exit code 0 (failure) and appropriate messaging.

clock_times

Vector to return clock times. The clock times are referenced to the start of the simulation (the first AMI_GetWave call). The clock_times vector is allocated by the EDA tool and is guaranteed to be greater than the number of clocks expected during the AMI_GetWave call. The clock times are exactly bit_time/2 before the input data signal is sampled. The algorithmic model will return non-negative clock_times values, and place -1 after the last valid clock tick in the clock_times vector during each AMI_GetWave call. If there are no valid clock ticks for the duration of an AMI_GetWave call, a single entry of -1 will be returned in the clock_times vector. The units of clock_times are seconds.

The clock ticks represented by clock times should be strictly monotonic, both within the clock_times vector returned from a single call to AMI_GetWave and between successive calls to AMI_GetWave. That is, within a given clock_times vector each successive valid value is greater than the value that preceded it, and the first valid value from a given call to AMI_GetWave must be greater than the last valid value from the preceding call to AMI_GetWave. Any non-strictly-monotonic behavior of clock times (including two identical values) should be considered by the EDA tool as an algorithmic model failure.

Formatted: Centered

Each valid value in the `clock_times` vector shall be used to sample the output waveform by adding to it `bit_time/2` (symbol time/2 for PAM4), regardless of whether that waveform sample occurs in the waveform segment being returned by the current call to `AMI_GetWave`, or in the waveform segment to be returned by the next `AMI_GetWave` call. Care should be taken in implementation of `clock_times` to insure that the calculations used always maintain full double-precision floating point accuracy across multi-million bit simulations.

Although `clock_times` will generally be related to the unit interval for the primary SerDes channel being simulated, there is no requirement that there be any relationship between the clock ticks generated by `clock_times` and the actual waveform returned in the primary channel. It is possible for the CDR to go out of lock, resulting in clock ticks that have no definite relationship to the output wave. It is possible for the CDR to be suppressed for an undefined number of bits until the output of the 1st clock tick. In the case of a receiver without a CDR, it is possible for only -1 to ever be output during all `AMI_GetWave` calls.

Formatted: Keyword Char

AMI_parameters_out

The `AMI_parameters_out` argument is a pointer to a string pointer. Memory for the string is allocated and de-allocated by the algorithmic model. The model returns a pointer to the string as the contents of this argument. The string must be formatted using a tree structure, as described in `AMI_parameters_in` above. The `AMI_GetWave` function may use this string to return parameters to the EDA tool.

While the `AMI_parameters_out` argument must always be present in the `AMI_GetWave` function call and the EDA tool must always provide a valid (non-zero) address value in it, executable model files are not required to return anything at that address to the EDA tool. For this reason, the EDA tool must also initialize the memory content at that address to zero (null pointer) prior to calling the `AMI_GetWave` function, so that after the execution of the function it can determine whether or not the function returned a valid string pointer at that address. If the `AMI_GetWave` function does not have any parameters to return to the EDA tool, it must return a pointer at the address provided in this argument to a string which contains nothing but the root name. Note that the root name must always be included in the string.

AMI_memory

This is the memory which was allocated during the `AMI_Init` call.

Return Value

1 for success
0 for failure

Executable model files shall return a failure code (0) if and only if the function call fails due to a program execution error. In all other cases the return code shall be "success" (1), even if the function cannot operate properly due to some functional problems. For example, if a function includes a CDR which is unable to get into a stable mode, the function shall still return a success code (1). Examples for returning a failure code (0) may include an invalid data type, a null pointer during run time, or anything that prevents the successful execution of the model's code.

Formatted: Centered

The authors of executable model files are encouraged to provide feedback to the EDA tool's users through the various available messaging options about any difficulties the model encounters during execution, regardless of what the value of the function's return code is.

Function: **AMI_Close**

Required: Yes

Declaration: long AMI_Close(void * AMI_memory)

Arguments:

AMI_memory

Same as for AMI_GetWave. See **AMI_GetWave**.

Return Value

1 for success

0 for failure

Executable model files shall return a failure code (0) if and only if the function call fails due to a program execution error. In all other cases the return code shall be "success" (1), even if the function cannot operate properly due to some functional problems. For example, if a function includes a CDR which is unable to get into a stable mode, the function shall still return a success code (1). Examples for returning a failure code (0) may include an invalid data type, a null pointer during run time, or anything that prevents the successful execution of the model's code.

The authors of executable model files are encouraged to provide feedback to the EDA tool's users through the various available messaging options about any difficulties the model encounters during execution, regardless of what the value of the function's return code is.

Function: **AMI_Resolve**

Required: No, and illegal before AMI_Version 6.1

Declaration: AMI_Resolve (double bit_time,
 char * AMI_parameters_in,
 char ** AMI_parameters_out) ↗

Arguments:

bit_time

Input argument, in seconds, equals 1/data rate.

Formatted: Centered

AMI_parameters_in

Input argument. The format and content of this string are the same as that of the AMI_parameters_in argument in AMI_Init.

AMI_parameters_out

Output argument, pointer to a string that contains name-value pairs of dependent parameters of Usage Dep. The format of this string is the same as that of the AMI_parameters_out argument in AMI_Init.

Function: **AMI_Resolve_Close**

Required: Yes, if AMI_Resolve exists; illegal before AMI_Version 6.1

Declaration: AMI_Resolve_Close (char * AMI_parameters_out)†

Arguments:

AMI_parameters_out

The AMI_parameters_out -pointer returned by AMI_Resolve.

40.2.810.2.4 CODE SEGMENT EXAMPLES

```
extern long AMI_GetWave (wave, wave_size, clock_times, AMI_parameters_out,
AMI_memory);
```

```
my_space = AMI_memory;

clk_idx = 0;
time = my_space->prev_time + my_space->sample_interval;
for(I = 0; I < wave_size; i++)
{
wave = filterandmodify(wave, my_space);
if (clock_times && found_clock (my_space, time))
clock_times[clk_idx++] = getclocktime (my_space, time);
time += my_space->sample_interval;
}
clock_times[clk_idx] = -1; //terminate the clock vector
Return 1;
```

Formatted: Font: Not Italic

Formatted: Centered

10.3 AMI PARAMETER DEFINITION FILE STRUCTURE

10.3.1 ~~INTRODUCTION~~INTRODUCTION

The information provided in this section is applicable to the content of the AMI parameter definition file (also called a .ami file).- Note that the rules described below deviate from the rules for .ibs files.

Formatted: Heading 3, Space After: 0 pt

10.3.2 ~~AMI PARAMETER PARAMETER DEFINITION FILE ORGANIZATION~~DEFINITION FILE ORGANIZATION

The AMI parameter definition file is organized as a “tree”, with “leaves” and “branches” off a single “root” identified by a unique name. A branch may contain an AMI parameter, which itself contains individual leaves, describing features of the model. Branches, unless otherwise noted, may themselves be used to group other branches.

The file shall contain a distinct section or branch named “Reserved_Parameters” beginning and ending with parentheses. The file may also contain another section or branch named “Model_Specific”, beginning and ending with parentheses. “Reserved_Parameters” and “Model_Specific” are the only branches permitted to be connected to the root of the tree.

The AMI parameter definition file shall be organized in the following way:

Formatted: Heading 3, Space After: 0 pt

```
(my_AMIname           | Root name for AMI parameter definition
      | file
      (Reserved_Parameters | Required heading to start the
      | required Reserved_Parameters
      | section
      ...
      (Reserved Parameter text starting with AMI_Version)
      ...
      ) | End of Reserved_Parameters
      | section
      (Model_Specific      | Required heading to start the
      | optional Model_Specific section
      ...
      (Model Specific Parameter text)
      ...
      ) | End of Model_Specific section
      (Description <string> | description of the model
      | (optional)
      ) | End my_AMIname AMI parameter definition
      | file
```

Formatted: Keyword

General Rules:

- The content of the AMI parameter definition file is case sensitive.
- Only the pipe (“|”) character is acceptable as a comment character regardless of what the calling .ibs file uses for the comment character.
- The line length of the AMI parameter definition file is not limited to a specific number of characters.

Formatted: Centered

- The root name in the file shall contain an arbitrary non-empty string (with at least one non-white-space character) that does not need to match the file name.
- A branch name under the Model_Specific branch shall contain a non-empty string with at least one non-white-space character. For example, this syntax for parameter xyz preceded by double parenthesis indicating a branch with no name is illegal: ((xyz (Usage Info) (Type Integer) (Value 1))).
- ~~WA~~ white-space in the AMI parameter definition file may be one or more space, tab, and/or line termination characters.
- The “Reserved_Parameters” section is required while the “Model_Specific” section is optional.
- For AMI_Version 5.1 and above, the Reserved_Parameters branch shall appear before the Model_Specific branch. Branches may be in any order in the AMI parameter definition file. The “|” character is the comment character. Any text after the “|” character until the end of the line will be ignored by the parser.
- Scaling factors or suffixes, such as p, n, etc., are not permitted in the AMI parameter definition file.
- Scientific and floating point notation ~~are~~ permitted.
- Note that Description is considered a leaf that may be optionally used within the individual “Reserved_Parameters” or “Model_Specific” branches. Description is also the only leaf that may be directly connected to the root.
- Leaves may not connect to other leaves, except in the case of Labels for Table (see below).

Formatted: Font: (Default) Times New Roman, 12 pt

Formatted: Font: (Default) Times New Roman, 12 pt

Formatted: Font: (Default) Times New Roman, 12 pt

Note:

1. Throughout this section, text strings inside the symbols “<” and “>” should be considered to be supplied or substituted by the model maker. Text strings inside “<” and “>” are not reserved and can be replaced.

~~10.3.3 PARAMETER RULES SUMMARY~~PARAMETER RULES SUMMARY

Formatted: Heading 3, Space After: 0 pt

The features of a model described in an AMI parameter definition file are called AMI parameters, and are grouped into the branches Reserved Parameters and Model_Specific Parameters. AMI parameters are themselves branches, but may only contain leaves and not other branches.

Branches may define AMI parameters and/or other branches. A branch which contains one or more sub-branches may only contain the (Description <string>) leaf in addition to the sub-branches. Each sub-branch of a branch must have a unique name.

All AMI parameter branches shall contain descriptor leaf entries formatted as follows:

```
(<parameter_name>
(Usage <usage>)
(Type <data_type>)
({Format} <data_format> <data>)
(List_Tip) | only with ({Format} List) as discussed below
(Default <value>)
(Description <string>))
```

AMI parameter branches shall contain the leaves Type, Usage, and any of the following leaves:

Formatted: Centered

Default
 <data_format> or Format <data_format>
 List_Tip | only with List as discussed below

All leaves of the AMI parameter definition file shall begin with one of the following reserved words:

Type
 Usage
 Description
 Default
 <data_format> or Format <data_format>
 List_Tip | only with List as discussed below

Multiple leaves containing the same reserved word are not allowed within an AMI parameter branch.

Notes:

- 1) The order of the leaf entries within an AMI parameter branch is not important.
- 2) The word Format is optional as indicated by the curly braces "{" and "}" and may be ignored by EDA tools (the examples do not show the word Format).
- 3) Certain Reserved Parameter names allow only certain <data_format> selections, as described below.
- 4) The <data_format> selections of Value and Default are always mutually exclusive. Certain parameters may require Value or Default, but Value and Default are not allowed to be present together for the same parameter.
- 5) <data_format> is always required for selections other than Value.
- 6) Default is optional for <data_format> Range, List, Corner, Increment and Steps.
- 7) Default is not allowed for Usage Out parameters.
- 8) Default is not allowed for <data_format> Table, Gaussian, Dual-Dirac and DjRj.
- 9) Additional rules apply when <data_format> is Table. The format for <data> describes a set of rows containing data values. Each row has its set of column data values enclosed by parentheses "(" and ")". Each row contains the same number of column values. Any or all of these columns may have different data types. For this case the <data_type> argument is either a list of data types (one for each column), or a single data type. If it is a single data type then this type shall be applied to all of the columns in each row.
- 10) <data_format> Corner is not allowed for Usage Out.
- 11) Description is optional.

10.3.4 RESERVED WORD RULESRESERVED WORD RULES

Usage, Type, Format and Default and their allowed values are reserved names in the parameter definition (.ami) file.

Usage <usage>:

Formatted: Heading 3, Space After: 0 pt

Formatted: Centered

Required for all AMI parameters, where <usage> must be substituted by one of the following:

In

Parameter value is a required input to the AMI model.

Out

Parameter value is coming from the AMI_Init and/or AMI_GetWave functions.

Info

Information for user or EDA tool.

InOut

Parameter value is a required input to the AMI model. The AMI_Init and/or AMI_GetWave functions may return a different value.

Dep

Parameter value is to be assigned by the AMI_Resolve function. Dep is illegal before AMI_Version 6.1.

Formatted: Space After: 4 pt

Formatted: Space After: 4 pt

Formatted: Space After: 4 pt

Note that the purpose of Usage Out or InOut is to provide a mechanism for the algorithmic model to return values to the EDA tool to be used as described by this specification.

Type <data_type> or **Type** <type1><type2>...:

Required, where <data_type> is replaced by one of the entries listed below. For {Format} Table, separate <type1> <type2>... entries are permitted for each column as discussed below, but Type Tap is not permitted.

Float

Float numbers are in general represented by a floating point number that may be scaled using a decimal exponent. A floating point number is represented by the significant digits, and optionally a sign and decimal point. For example, -1.23e-3, 123e-3, 1.23, 1 are all of ~~T~~type ~~float~~Float.

Integer

Integers are numbers which are written without a fractional or decimal component, and fall within -2147483648 and 2147483647. If scientific notation is ~~used~~used, then the exponent must be positive. For example, 65, 7, and -756, 123e3 are integers, but 1.6, 123e99 or 123e-2 are not integers.

String

String is a sequence of ASCII characters enclosed in double quote (") characters (hexadecimal 0x22). As defined in ANSI Standard X3.4-1986, the allowable ASCII characters consist of hexadecimal 0x20, 0x21, 0x23 to 0x7E, and the ASCII control characters 0x09 (HT), 0x0A (LF), and 0x0D (CR) for defining tabs and line termination sequences. The double quote (") character (hexadecimal 0x22) is not allowed inside strings.

Boolean

Acceptable values are True and False, without quotation marks. Boolean ~~-~~Type values are not considered strings.

Tap

Formatted: Centered

(For use by Tx and Rx equalizers)

The type Tap accepts only floating point values. Note that if the type Tap is used and the parameter value provided is not a number, this shall be considered an error condition for which EDA tool behavior is not specified.

A tapped delay line can be described by creating a separate parameter for each tap weight and grouping all the tap weights for a given tapped delay line in a single parameter group which is given the name of the tapped delay line. If in addition the individual tap weights are each given a name which is their tap number (i.e., "-1" is the name of the first precursor tap, "0" is the name of the main tap, "1" is the name of the first postcursor tap, etc.) and the tap weights are declared to be of type Tap, then the EDA tool can assume that the individual parameters are tap weights in a tapped delay line, and use that assumption to perform tasks such as optimization. The model developer is responsible for choosing whether or not to follow this convention.

A complete equalizer example featuring the Tap Type is provided later in this section.

UI

Unit Interval. 1 UI is the inverse of the data rate frequency, for example 1 UI of a channel operating at 10 Gb/s is 100 ps. UI parameter values are in units of UI (bit time). The parameter may take on either floating point or integer values.

Formatted: Space Before: 4 pt

Format <data_format> <data> or <data_format><data>:

Required Format defines the context or arrangement of the data being presented to the EDA tool. For Usage In and Usage InOut, the EDA tool may accept data provided by the user according to the Format specified in the .ami file. Format is required, except for the <data_format> -selection of Value as noted below. The word "Format" as part of the Format <data_format> <data> sequence is optional. Unless otherwise noted, Usage Out arguments are effectively ignored by EDA tools. However, Format may determine how Usage Out data is data are presented to the user by the EDA tool, particularly when data is data are returned by the executable model (for example, data of Format Table; see "Table" below). Data of Usage Dep, Usage Info or Usage Out shall not be passed to the executable model by the EDA tool, unlike data of Usage In or InOut, which shall always be passed to the executable model by the EDA tool.

-Valid entries for the <data_format> and <data> -fields are:

Value <value>

Single Value consists of a single value of data. The For Usage In and InOut, the model maker may provide any value without any restrictions within the constraints of the Type of the variable. Note that Value and Default (defined below) are mutually exclusive, and shall not be used together for the same parameter.

Range <typ value> <min value> <max value>

This defines a continuous range for which the user may select, for Usage In and InOut, any value greater than or equal to <min value> and less than or equal to <max value> within the constraints of the Type of the variable. The signs of typ, min, and max may be positive or negative and the values shall be min <= typ <= max.

List <default value> <value> <value> <value> ... <value>

Formatted: Centered

This defines a discrete set of values from which the user may select, for Usage In and InOut, one value. Duplicate values are permitted. The first value shall be assumed to be the default, if the optional selection Default is not present. If the optional selection Default is used with List, the argument to Default must be an explicit member of the List and will override the use of the first List value as default (for example, (List 0 1 2 3 4) implies that the default value for the List is 0, while (List 0 1 2 3 4)(Default 2) means that the default value for the List is 2, not 0).

Formatted: Indent: Left: 0.5", First line: 0"

List_Tip <default_entry><entry><entry>...<entry>

This is an optional leaf of a parameter with Format **List** and it is followed by a String entry for each entry in the **List**. The number of entries in List_Tip must be the same as the number of entries in **List**. The nth entry in List_Tip shall correspond to the nth entry in **List**. Quoted null entries are not permitted. All entries in List_Tip shall be unique, except that if two entries in **List** are the same, then the corresponding List_Tip entries must also be the same. List is required for List_Tip to be entered, and the word Format before List_Tip as in (Format List_Tip-,...) is not allowed.

Example:

```
(Strength (Usage In) (Type Integer) (Description "Strength of Driver")
  (List 0 1 2 3 4) (Default 2)
  (List_Tip "Extra Weak" "Weak" "Nominal" "Strong" "Extra Strong"))
```

Corner <typ value> <slow value> <fast value>

Corner is not allowed with Usage Out parameters. For Usage In and InOut, the selection of one value is automatically carried out by the EDA tool based on its internal simulation corner setting.

Increment <typ> <min> <max> <delta>

The Increment Format, for Usage In and InOut, defines a set of discrete values not smaller than min and not larger than max, from which the user may select. Those values are defined in increments of delta with respect to typ, as $typ + N * delta$, where N is any integer (positive, negative, or zero) for which the value satisfies the expression where $min \leq typ \pm N * delta \leq max$.

The sign of delta shall be positive. The signs of typ, min, and max may be positive or negative and the values shall be $min \leq typ \leq max$, and delta is always positive. After expansion, the expanded values of the parameter are $typ + N * delta$ where N is any positive or negative integer value provided by the EDA tool during the expansion process so that: $min \leq expanded\ values \leq max$

Steps <typ> <min> <max> <# steps>

The Steps Format operates ~~reat~~ exactly like Increment with $<delta> == (<max> - <min>) / \# steps$.

Formatted: Indent: Left: 0.5", First line: 0"

Table and optional leaf **Labels**

The Format Table states that this parameter consists of one or more columns of data, with each row delimited by parentheses (“(“ and “)”). All rows must contain the same number of entries (columns). At least one row shall be included. Default is illegal when Format Table is used.

The column entries shall be of Type Float, UI, Integer, String or Boolean.

Formatted: Centered

Type Tap is illegal under Table. If only one Type is provided, then all Table entries shall be of the specified type.

(Type <type>)

For Table only, Type can also be used to designate the entries for each column. In this case, type entries shall be given for each column in the Table:

(Type <type1> <type2> <type3> ...)

Labels is an optional leaf within Table and it is followed by a String entry for each column in the Table. Quoted null entries are permitted. Labels shall be positioned immediately before the first row in a Table and are of the form:

(Labels <"label1"> <"label2"> <"label3"> ...)

If Table is used for a Reserved Parameter, the rules for the number of columns and their meaning are described in the Reserved_Parameters section.

The EDA tool and the executable model file shall always transmit the entire contents of a table through the AMI_parameters_in or AMI_parameters_out string (defined in Section 10.2 and illustrated in the examples below). Only the parameter name and values in the table are included in the parameter string. The values in each row of the table are flattened into a single row of values without the parentheses surrounding each row when producing the parameter string.

For Usage Out and InOut, the number of rows returned by the executable model file may differ from the number of rows documented in the AMI parameter definition file, but a minimum of one row shall be returned. Multiple AMI_GetWave calls are not required to return the same number of rows. For Usage Out, a one-row Table is required in the AMI parameter definition file to serve as a template for single and multi-row tables. This can be used by the EDA tool to reconstruct a sequence of data values returned by the executable model ~~file~~ into a table with as many rows as needed, and optionally for parameter initialization before being replaced by the actual Table data returned by the executable model ~~file~~.

Examples:

Single Row Table where all numbers are Float (note that "1" is a legal float entry):

```
(fwd (Usage In) (Type Float)
  (Table
    (1 -0.169324 1.40308 0.33024)
  )
  (Description "Application Description")
)
```

The EDA tool sends to the executable model file in the parameter string:

```
(fwd 1 -0.169324 1.40308 0.33024)
```

Single Row, all numbers would be encoded as integers by the EDA tool:

```
(bit_pattern (Usage In) (Type Integer)
  (Table
    (1 1 1 1 0 0 0 1 0 0 1)
  )
)
```

```

    (Description "Bit Pattern Sequence")
)

```

The EDA tool sends to the executable model file in the parameter string:

```
(bit_pattern 1 1 1 1 0 0 0 1 0 0 1)
```

Multiple row Table example with Labels:

The optional Labels line is added above the first row. It is not sent or returned to/from the executable model file, but is available to the EDA tool for information.

```

(poles (Usage InOut) (Type Float)
  (Table
    (Labels "complex_conj_flag" "real_part" "imag_part")
    (1 -5e8 0)
    (2 -9.4e8 8.3e8)
    (1 -7.3e8 0)
  )
  (Description "Two real poles and one complex pole")
)

```

The EDA tool sends to the executable model file in the parameter string:

```
(poles 1 -5e8 0 2 -9.4e8 8.3e8 1 -7.3e8 0)
```

An updated set with a different number of pole and row entries can be returned with a similar sequence to be converted back into the same or a different number of rows.

Type used to specify the type entry for each column (the example above is modified with Type entries for each column):

```

(poles (Usage InOut) (Type Integer Float Float)
  (Table
    (Labels "complex_conj_flag" "real_part" "imag_part")
    (1 -5e8 0)
    (2 -9.4e8 8.3e8)
    (1 -7.3e8 0)
  )
  (Description "Two real poles and one complex poles")
)

```

The encoding in the previous example is sent to the EDA tool and returned to the executable model file.

Example of two rows with Type entries for each column (the fourth column numbers are interpreted as UI values):

```

(pdf (Usage In) (Type Integer Integer Float UI Float)
  (Table
    (Labels "Row" "Bin number" "Time" "UI" "Probability")
    (1 -5 -5e-9 -1 1e-5)
    (2 -4 -4e-9 -0.8 1e-4)
  )
  (Description "Probability Distribution Function Table")
)

```

The EDA tool sends to the executable model file in the parameter string:

```
(pdf 1 -5 -5e-9 -1 1e-5 2 -4 -4e-9 -0.8 1e-4 ...)
```

Example above, but with Usage Out (only one row is necessary in the AMI parameter definition file):

```
(pdf (Usage Out) (Type Integer Integer Float UI Float)
  (Table
    (Labels "Row" "Bin number" "Time" "UI" "Probability")
    (1 -5 -5e-9 -1 1e-5)
  )
  (Description "Probability Distribution Function Table")
)
```

One row is provided as a template, but the executable model file can return, in the parameter string, different data and more than one row such as shown.

```
(pdf 1 -6 -6e-9 -1.2 3e-6 2 -5 -5e-9 -1 9e-6 ...)
```

Gaussian <mean> <sigma>

Gaussian defines a statistical distribution as the data Format, with mean and sigma (standard deviation) specified by the “mean” and “sigma” floating point entries, respectively. Gaussian mean and sigma values are assumed to be in units of UI when declared as Type UI. Reserved_Parameters may define units for Gaussian values declared as Type Float, as detailed below.

Dual-Dirac <mean> <mean> <sigma>

Dual-Dirac consists of a composite of two Gaussian data sets. Two separate means are defined, but with a common sigma for each. Both mean entries and the sigma entry are floating point values and are assumed to be in units of UI when declared as Type UI. Reserved_Parameters may define units for Dual-Dirac values declared as Type Float, as detailed below.

DjRj <minDj> <maxDj> <sigma>

DjRj defines the combination of deterministic and random jitter values, by convolution. -Rj is assumed to take on a Gaussian distribution with standard deviation value “sigma”, while Dj is assumed to have a uniform distribution with minimum and maximum values “minDj” and “maxDj”, respectively. All entries shall be floating point, and are assumed to be in units of UI when declared as Type UI and in units of seconds when Type Float.

Default <value>:

When used with single value data, Default and Value are mutually exclusive, and shall not be used together for the same parameter. In these situations, Default is a synonym of Value and does not imply any additional meaning or actions. Default is not allowed for any Usage Out parameter types, and Table, Gaussian, Dual-Dirac and DjRj. Default is optional for Range, List, Corner, Increment and Steps. When Default is specified for any of these parameter types, it shall be used by the EDA tool to pick one value from all the possibilities for that parameter if the user does not make such a selection.

If a Default <value> is specified, its value shall have the same Type as the parameter. For example, if Type is Boolean, <value> shall be either True or False; if Type is Integer, <value> shall be an integer. Also, if Default is specified, <value> shall be a member of the set of allowed values of the parameter. If Default is not specified, the default value of the parameters shall be assumed by the EDA tool to be the <typ> value.

Description <string>:

Description is a leaf that may appear in multiple locations, including after a Model Specific Parameter, after a Reserved Parameter or after the name of the Algorithmic model. The location of Description will determine whether it describes a parameter or the Algorithmic model as a whole.

The string following Description is used by the EDA tool to convey information to the end-user. Description <string> is optional, but it is highly recommended for describing the Algorithmic model and the Model Specific Parameters of the Algorithmic model. The Description string may span multiple lines, but it is recommended that the text contained in the Description string should not exceed ~~1024~~ characters per line.

~~10.3.5 COMBINATION AND CORNER RULES~~OMBINATION AND CORNER RULES

For Usage Out parameters, ({Format} <data_format> <data>) may be ignored by the EDA tool where not prohibited, except when <data_format> is Table. In this case, a Table of at least one row where at least a one row Table is required in <data> to serve as a template for single and multi-row tables (see “Format” and “Table” descriptions above).

Formats Value, Corner and List can be of any defined Types whereas Formats Range, Increment and Steps can be of Types Float, UI, Integer and Tap only. Formats Gaussian, Dual-Dirac and DjRj can only be of Types Float and UI. For Format Table, the column entries shall be of Type Float, UI, Integer, String or Boolean. Type Tap is illegal for Format Table. If only one Type is provided, then all Table entries shall be of the specified type. Type can also be used to designate the entries for each column in the table. More information is provided in the definition of the Table format.

Note that modeling and simulating different corner cases is a fundamental concept in IBIS. For each model instance, the EDA tool will make use of either the "Typ", "Min" or "Max" data provided in the .ibs file, according to the user's simulation setup.

As described in Section 9, "NOTES ON DATA DERIVATION METHOD" of this document, the "Min" and "Max" data for the I-V tables and their corresponding voltage reference keywords, [Ramp] and V-T tables represent the slow and fast behavior of the device, respectively. Following the conservative approach, the "Max" value of C_comp represents the slow, and the "Min" value of C_comp represents the fast behavior of the device.

For Usage In and Usage InOut AMI parameters defined as Format Corner, the EDA tool ~~will~~ shall pick one of the three supplied values (<typ value>, <slow value>, <fast value>) in the AMI parameter definition file for any given model instance. This selection is governed by the same internal corner variable in the EDA tool that controls the selection of the "Typ", "Min", "Max" model data. <typ value> corresponds to "Typ", <slow value> corresponds to "Min" (slow or weak performance) and <fast value> corresponds to "Max" (fast or strong performance). For AMI parameters, <slow value> does not have to be less than <fast value>.

-For AMI parameter ~~FormatTypes~~ “Range”, “Increment” and “Steps” <min value>, <max value> does not imply slow and fast corners, and for Usage In and Usage InOut the user may select any

Formatted: Heading 3, Space After: 0 pt

Formatted: Centered

value provided by these parameters regardless of what corner is used for the simulation. If the user does not make a selection for parameter ~~types-Formats~~ “Range”, “List”, “Increment” and “Steps”, the EDA tool shall automatically use the value defined by Default, if it exists, or the <typ value> otherwise (regardless of what corner is used for the simulation).

When a [Model] that is associated with any of the pins listed under the [Diff Pin] keyword contains the [Algorithmic Model] keyword, the tdelay_*** parameters in the fourth, fifth and sixth columns of the [Diff Pin] keyword are ignored in AMI channel characterization simulations, i.e., they are treated as if their value would be zero.

TABLE 17 SUMMARIZES THE RELATIONSHIPS BETWEEN THE DIFFERENT FORMAT AND DATA TYPES FOR RESERVED OR MODEL SPECIFIC PARAMETERS.

Formatted: Heading 3, Space After: 0 pt

TABLE 17— ALLOWABLE DATA TYPES FOR FORMAT VALUES

FORM AT	DATA TYPE					
	FL OA T	U N I T	INTE GER	ST RIN G	BOO LEAN	T A P
CORN ER	X	X	X	X	X	X
DJRJ	X	X				
DUAL- DIRAC	X	X				
GAUS SIAN	X	X				
INCRE MENT	X	X	X			X
LIST	X	X	X	X	X	X
RANG E	X	X	X			X
STEPS	X	X	X			X
TABLE	X	X	X	X	X	
VALUE	X	X	X	X	X	X

Formatted: Heading 3, Left, Space After: 0 pt

Formatted: Heading 3, Space After: 0 pt

Formatted: Heading 3, Left, Space After: 0 pt

Formatted: Heading 3, Space After: 0 pt

Formatted: Heading 3, Left, Space After: 0 pt

Formatted: Heading 3, Space After: 0 pt

Formatted: Heading 3, Left, Space After: 0 pt

Formatted: Heading 3, Space After: 0 pt

Formatted: Heading 3, Left, Space After: 0 pt

Formatted: Heading 3, Space After: 0 pt

Formatted: Heading 3, Left, Space After: 0 pt

Formatted: Heading 3, Space After: 0 pt

Formatted: Heading 3, Left, Space After: 0 pt

Formatted: Heading 3, Space After: 0 pt

Formatted: Heading 3, Left, Space After: 0 pt

Formatted: Heading 3, Space After: 0 pt

Formatted: Heading 3, Left, Space After: 0 pt

Formatted: Heading 3, Space After: 0 pt

Formatted: Heading 3, Left, Space After: 0 pt

Formatted: Heading 3, Space After: 0 pt

Formatted: Heading 3, Left, Space After: 0 pt

Formatted: Heading 3, Space After: 0 pt

10.3.6 PROCESSING AND PASSING PARAMETER STRING RULES

Formatted: Centered

The parameter string passed in and out of the executable model file (described in the sections AMI_parameters_in, AMI_parameters_out and AMI_memory_handle below) is formatted the same way as the tree data structure in the AMI parameter definition file with the following exceptions.

The EDA tool shall process the content of the AMI parameter definition file such that

- 1) the “Reserved_Parameters” and “Model_Specific” branch names and their associated open and close parentheses “()” are not included in the AMI_parameters_in string, and
- 2) the AMI parameter branches with Usage In or Usage InOut are converted to leaves for the AMI_parameters_in string, possibly incorporating user selections. In this conversion each AMI parameter branch name becomes a leaf name in the AMI_parameters_in string and each leaf name is followed by a white-space character, a value and a closing parenthesis “)”

The executable model shall generate a parameter string that is consistent with the content of the AMI parameter definition file so that

- 1) the “Reserved_Parameters” and “Model_Specific” branch names and their associated open and close parentheses “()” are not included in the AMI_parameters_out string, and
- 2) the AMI parameter branches Usage Out or Usage InOut are returned as leaves in the AMI_parameters_out- string.

The EDA tool shall pass a string to the executable model through the AMI_parameters_in argument. This string shall contain all of the leaf-formatted Usage In and Usage InOut AMI parameters if there are any defined in the .ami file. No other information may be included in this string. The string shall always include the root name of the parameter tree, even if there are no parameters to pass to the algorithmic model.

The executable model shall return a string to the EDA tool through the AMI_parameters_out argument. This string shall contain all of the leaf formatted Usage InOut and Usage Out AMI parameters if there are any defined in the AMI parameter definition file. No other information may be included in this string. The string shall always include the root name of the parameter tree, even if there are no parameters to return to the EDA tool.

For Usage In, the value in the AMI parameter leaves are determined by the EDA tool based on the AMI parameter branches in the AMI parameter definition file. For Usage Out, the values in the AMI parameter leaves are determined by the Algorithmic Model. For Usage InOut, the value in the AMI parameter leaves are first determined by the EDA tool based on the AMI parameter branches in the AMI parameter definition file and passed into the Algorithmic Model which may return a new value in the AMI parameter leaves after some processing.

10.3.7 SUMMARY TABLE FOR TYPE AND FORMAT

[Table 17](#)~~Table 17~~~~Table 17~~~~Table 17~~~~Table 17~~ ~~Table 17~~ summarizes the relationships between the different Format and Data Types for Reserved or Model Specific Parameters.

Table 17 – Allowable Data Types for Format Values

Format	Data Type					
	Float	UI	Integer	String	Boolean	Tap
<u>Corner</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>X</u>
<u>DjRi</u>	<u>X</u>	<u>X</u>				
<u>Dual-Dirac</u>	<u>X</u>	<u>X</u>				
<u>Gaussian</u>	<u>X</u>	<u>X</u>				
<u>Increment</u>	<u>X</u>	<u>X</u>	<u>X</u>			<u>X</u>
<u>List</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>X</u>
<u>Range</u>	<u>X</u>	<u>X</u>	<u>X</u>			<u>X</u>
<u>Steps</u>	<u>X</u>	<u>X</u>	<u>X</u>			<u>X</u>
<u>Table</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>X</u>	
<u>Value</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>X</u>

Formatted Table

Formatted: Centered

10.4 GENERAL-GENERAL RESERVED-RESERVED PARAMETERSPARAMETERS

Formatted: Heading 2, Space After: 0 pt

The AMI parameter definition file shall have a branch with the heading-name “Reserved_Parameters”. This branch shall contain all the Reserved Parameters for the model.

The following Reserved Parameters are used by the EDA tool and, unless otherwise noted, are required if the [Algorithmic Model] keyword is present. The entries following the Reserved Parameter names determine their Usage, Type and Default values. Their values may be defined using either Default or Value but not both. Description is optional.

Additional optional Reserved Parameters are defined in separate sections elsewhere in this document.

Parameter: **AMI_Version**

Required: Yes for AMI_Version 5.1 and above, illegal before AMI_Version 5.1

Direction: Rx, Tx

Descriptors:

Usage:	Info
Type:	String
Format:	Value
Default:	<string_literal>
Description:	<string>

Definition: Tells the EDA tool what version of the AMI modeling language is supported.

Usage Rules: AMI_Version is required in the AMI parameter definition files of AMI models which are written in compliance with the IBIS Version 5.1 or later specification(s), but it is not allowed in the AMI parameter definition files of AMI models which are written in compliance with the IBIS Version 5.0 specification. When required, this parameter shall be the first parameter defined in the Reserved_Parameters branch of the AMI parameter definition file.

The value of this parameter shall be “5.1” for AMI models written in compliance with the IBIS Version 5.1 specification, “6.0” for AMI models written in compliance with the IBIS Version 6.0 specification, “6.1” for AMI models written in compliance with the IBIS Version 6.1 specification, and “7.0” for AMI models written in compliance with the IBIS Version 7.0 specification. The absence of AMI_Version indicates that the AMI model was written in compliance with the IBIS Version 5.0 specification.

The version numbers of .ibs files and AMI models do not have to match. The EDA tool is expected to execute the AMI model according to the rules of the specification which corresponds to its version number.

Other Notes: For AMI_Version 5.1 or later.

Throughout this document, the shorthand, AMI_Version <version_number>, is used to indicate the minimum AMI_Version level that is supported. If the AMI_Version is not used, then the AMI model is processed at the level defined in [IBIS Ver] 5.0. In some cases, it will be noted that a rule has changed, has become more restrictive or more relaxed for a specified AMI_Version level.

Formatted: Centered

Examples:

```
(AMI_Version (Usage Info) (Type String) (Value "5.1")
  (Description "Valid for AMI_Version 5.1 and above")
)
(AMI_Version (Usage Info) (Type String) (Default "6.0")
  (Description "Valid for AMI_Version 6.0")
)
(AMI_Version (Usage Info) (Type String) (Default "6.1")
  (Description "Valid for AMI_Version 6.1")
)
(AMI_Version (Usage Info) (Type String) (Default "7.0")
  (Description "Valid for AMI_Version 7.0")
)
```

Parameter: **Init_Returns_Impulse****Required:** Yes**Direction:** Rx, Tx*Descriptors:*

Usage:	Info
Type:	Boolean
Format:	Value
Default:	<Boolean_literal>
Description:	<string>

Definition: Tells [the](#) EDA tool whether the AMI_Init function returns a modified impulse response.**Usage Rules:** When the Boolean_literal value is set to "True", the model returns the convolution of the impulse response with the impulse response of the equalization.*Other Notes:**Examples:*

```
(Init_Returns_Impulse (Usage Info) (Type Boolean) (Default True)
  (Description "Valid for all AMI_Version levels")
)
(Init_Returns_Impulse (Usage Info) (Type Boolean) (Value True)
  (Description "Valid for all AMI_Version levels")
)
```

Parameter: **GetWave_Exists****Required:** Yes**Direction:** Rx, Tx*Descriptors:*

Usage:	Info
Type:	Boolean

Formatted: Centered

Format: Value
 Default: <Boolean_literal>
 Description: <string>

Definition: Tells [the](#) EDA tool whether the AMI_GetWave is implemented in this model.

Usage Rules: Note that if Init_Returns_Impulse is set to “False”, then GetWave_Exists SHALL be set to “True”.

Other Notes:

Examples:

```
(GetWave_Exists (Usage Info) (Type Boolean) (Default True)
  (Description "Valid for all AMI_Version levels")
)

(GetWave_Exists (Usage Info) (Type Boolean) (Value True)
  (Description "Valid for all AMI_Version levels")
)
```

Parameter: **Use_Init_Output**

Required: No, and legal only before AMI_Version 5.1

Direction: N/A (illegal combination)

Descriptors:

Usage: Info
 Type: Boolean
 Format: Value
 Default: <Boolean_literal>
 Description: <string>

Definition: Tells [the](#) EDA tool whether to use AMI_Init output for AMI_GetWave input.

Usage Rules: When Use_Init_Output is set to “True”, the EDA tool is instructed to use the output impulse response from the AMI_Init function when creating the input waveform presented to the AMI_GetWave function.

If the Reserved Parameter, Use_Init_Output, is set to “False”, EDA tools will use the original (unfiltered) impulse response of the channel when creating the input waveform presented to the AMI_GetWave function.

The algorithmic model is expected to modify the waveform in place.

Use_Init_Output is optional. The default value for this parameter is “True”.

If Use_Init_Output is “False”, GetWave_Exists shall be “True”.

Other Notes:

Examples:

```
(Use_Init_Output (Usage Info) (Type Boolean) (Default True)
  (Description "Use_Init_Output is valid only when AMI_Version is omitted")
)
```

Formatted: Centered

The following Reserved Parameters are optional. If the following parameters are not present, the values are assumed as "0".

Parameter: **Max_Init_Aggressors**

Required: No

Direction: Rx, Tx

Descriptors:

Usage: Info
 Type: Integer
 Format: Value
 Default: <numeric_literal>
 Description: <string>

Definition: Tells the EDA tool how many aggressor Impulse Responses the AMI_Init function is capable of processing.

Usage Rules: Its value is assumed "0" if Max_Init_Aggressors is not present.

Other Notes:

Examples:

```
(Max_Init_Aggressors (Usage Info) (Type Integer) (Default 5)
  (Description "Valid for all AMI_Version levels")
)

(Max_Init_Aggressors (Usage Info) (Type Integer) (Value 5)
  (Description "Valid for all AMI_Version levels")
)
```

Parameter: **Ignore_Bits**

Required: No

Direction: Rx, Tx

Descriptors:

Usage: Info
 Type: Integer
 Format: Value
 Default: <numeric_literal>
 Description: <string>

Definition: Tells the EDA tool how long the time variant model takes to complete initialization.

Usage Rules: This parameter is meant for AMI_GetWave functions that model how equalization adapts to the input stream. The value in this field tells the EDA tool how many bits of the AMI_GetWave output should be ignored.

Its value is assumed "0" if Ignore_Bits is not present.

Formatted: Centered

*Other Notes:**Examples:*

```
(Ignore_Bits (Usage Info) (Type Integer) (Default 1000)
  (Description "Valid for all AMI_Version levels")
)
```

```
(Ignore_Bits (Usage Info) (Type Integer) (Value 1000)
  (Description "Valid for all AMI_Version levels")
)
```

Parameter: **Resolve_Exists***Required:* No, and illegal before AMI_Version 6.1.*Direction:* Rx, Tx*Descriptors:*

Usage: Info
 Type: Boolean
 Format: Value
 Default: <Boolean_literal>
 Description: <string>

Definition: Tells [the](#) EDA tool whether the model implements the AMI_Resolve/AMI_Resolve_Close function pair.*Usage Rules:* If omitted, the default is False.*Other Notes:* Independent parameters must be of Usage In or InOut. Dependent parameters must be of Usage Dep. Reserved ~~parameters~~ [Parameters](#) with allowed usage of Out can have Usage Dep.

Usage Dep is allowed in .ami files in which the parameter "Resolve_Exists" is True.

Usage Dep distinguishes parameters returned by AMI_Resolve, which are of -Usage Dep, from those [returned](#) by AMI_Init and/or AMI_GetWave, which are of Usage Out or Usage InOut, preventing a parameter from being returned by both AMI_Resolve and AMI_Init/AMI_GetWave.*Example:*

```
(Resolve_Exists (Usage Info) (Type Boolean) (Value True)
  (Description "Tells the EDA tool to use AMI_Resolve function")
)
```

Parameter: **Model_Name***Required:* No, and illegal before AMI_Version 6.1*Direction:* Rx, Tx*Descriptors:*

Usage: In
 Type: String
 Format: Value

Formatted: Centered

Default: <string_literal>
 Description: <string>

Definition: Name of the IBIS [Model] keyword that is being used.

Usage Rules: Value specified in the .ami file is ignored. The EDA tool must pass the name of the IBIS [Model] keyword that is being instantiated by the EDA tool through the input parameter strings to AMI_Resolve and AMI_Init functions as the value of this parameter.

Other Notes:

Example:

```
(Model_Name (Usage In) (Type String) (Value "placeholder")
 (Description "The name of the instantiated IBIS model")
)
```

Parameter: **Special Param Names**

Required: No, and illegal before AMI Version 7.0

Direction: Rx, Tx

Descriptors:

Usage: Info
Type: String
Format: Table
Default: (Illegal)
Description: <string>

Definition: This #Reserved pParameter identifies, by name, all Model Specific parameters that require EDA tools to perform special handling that is not described in the IBIS specification.

Usage Rules: If the .ami file contains any Model Specific parameters associated with special operations that the model expects the EDA tool to perform beyond what is described by the IBIS specification, the name of all such Model Specific parameters must shall be listed in this #Reserved pParameter.

Other Notes: A non-standard Model Specific parameter may require action from the user or the EDA tool that is not described in the IBIS specification.

Example:

```
(Special_Param_Names (Usage Info) (Type String)
 (Description "These parameters only work in my favorite simulator.")
 (Table
 ("MyParam1")
 ("MyParam2")
 ("MyParam3")
 ("MyParam4")
 )
)
```

10.4.1 SUMMARY TABLES FOR USAGE, TYPE AND FORMAT

Formatted: Font: Bold

Formatted: Heading 3, Space After: 0 pt

Formatted: Centered

Table 18 – General Rules and Allowable Usage for General Reserved Parameters

Reserved Parameter	General Rules		Allowable Usage				
	Required	Default ^{2,3}	Info	In	Out	Dep ¹	InOut
AMI_Version	Yes	--	X				
GetWave_Exists	Yes	--	X				
Ignore_Bits	No	0	X				
Init_Returns_Impulse	Yes	--	X				
Max_Init_Aggressors	No	0	X				
Use_Init_Output	No	True	X				
Resolve_Exists	No	False	X				
Model_Name	No	Undefined None -		X			
<u>Special Param Names</u>	<u>No</u>	<u>Undefined</u>	<u>X</u>				

Notes:

- 1) Illegal for AMI_Version 6.0 and earlier
- 2) “Default” in this context means “behavior if Reserved Parameter is absent”
—“--” means that an entry must be provided if the parameter is present; no default is assumed or permitted
- 3)

- ~~— Illegal for AMI_Version 6.0 and earlier~~
- ~~— “Default” in this context means “behavior if Reserved Parameter is absent”~~
- 1) ~~“None” means “None Defined” means that an entry must be provided if the parameter is present; no default is assumed or permitted~~

Formatted: Right: -0.08"
Formatted Table
Formatted: Superscript

Formatted: List Paragraph, Space After: 0 pt, Numbered + Level: 1 + Numbering Style: 1, 2, 3, ... + Start at: 1 + Alignment: Left + Aligned at: 0.25" + Indent at: 0.5"

Formatted: Space After: 0 pt, Add space between paragraphs of the same style, Adjust space between Latin and Asian text, Adjust space between Asian text and numbers

Table 19 – Allowable Data Types for General Reserved Parameters

Reserved Parameter	Data Type				
	Float	UI	Integer	String	Boolean
AMI_Version				X	
GetWave_Exists					X
Ignore_Bits			X		
Init_Returns_Impulse					X
Max_Init_Aggressors			X		
Use_Init_Output					X
Resolve_Exists					X
Model_Name				X	

Formatted Table

Formatted: Centered

Reserved Parameter	Data Type				
	Float	UI	Integer	String	Boolean
Special Param Names				X	

Formatted Table

Table 20 – Allowable Data Formats for General Reserved Parameters

Reserved Parameter	Data Format									
	Value	Range	Corner	List	Increment	Steps	Gaussian	Dual-Dirac	DJRJ	Table
AMI_Version	X									
GetWave_Exists	X									
Ignore_Bits	X									
Init_Returns_Impulse	X									
Max_Init_Aggressors	X									
Use_Init_Output	X									
Resolve_Exists	X									
Model_Name	X									
Special Param Names										X

Formatted: Font: 12 pt

Formatted Table

Formatted: Indent: Left: 0.08", Right: 0.08"

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: Not Bold

MODEL SPECIFIC PARAMETERS

The following section describes the Model Specific (user defined) Parameters. The model maker can specify any number of Model Specific Parameters for their model. The Model Specific Parameter branch shall begin with the reserved words "Model_Specific".

Example:

```

Model_Specific
(CTLE
(Description "CTLE consists of two selectable sets of Poles and Zeros")
(Row (Range 0 0 1) (Type Integer) (Usage InOut) (Description "Two CTLEs"))
(Poles (Usage In) (Description "CTLE Poles")
(Type Integer Float Float Float Float Float)
(Table
(Labels "Row" "Real_1" "Imag_1" "Real_2" "Imag_2" "Real_3" "Imag_3")
(0 -3.06e+9 -9.94e+9 -2.91e+9 5.94e+9 -1.36e+9 0.0)
(1 -1.03e+10 0.0 -4.21e+9 5.42e+9 0.0 0.0)
)
)
)
    
```

Formatted: Centered

```

----- (Zeros (Usage In) (Description "CTLE Zeros"))
----- (Type Integer Float Float Float Float)
----- (Table
----- (Labels "Row" "Real_1" "Imag_1" "Real_2" "Imag_2")
----- (0 3.62e+9 0.0 2.33e+9 6.68e+9)
----- (1 -2.93e+9 1.10e+9 0.0 0.0)
----- )
----- )
----- )
----- )
----- )
----- )

```

TAPPED DELAY LINE EXAMPLE

A tapped delay line can be described by creating a separate parameter for each tap weight and grouping all the tap weights for a given tapped delay line in a single parameter group which is given the name of the tapped delay line. If in addition the individual tap weights are each given a name which is their tap number (i.e., "1" is the name of the first precursor tap, "0" is the name of the main tap, "1" is the name of the first postcursor tap, etc.) and the tap weights are declared to be of type Tap, then the EDA tool can assume that the individual parameters are tap weights in a tapped delay line, and use that assumption to perform tasks such as optimization. The model developer is responsible for choosing whether or not to follow this convention.

The type Tap implies that the parameter takes on floating point values. Note that if the type Tap is used and the parameter name is not a number, this is an error condition for which EDA tool behavior is not specified.

Example:

```

(mySampleAMI ----- | AMI parameter definition file root
name
----- (Description "Sample AMI File")
----- (Reserved_Parameters ----- | Required heading
----- (AMI_Version (Usage Info) (Type String) (Value "6.17.0")
----- (Description "Valid for AMI Version 5.1 and above"))
----- (Ignore_Bits (Usage Info) (Type Integer) (Value 21)
----- (Description "Ignore 21 Bits"))
----- (Max_Init_Aggressors (Usage Info) (Type Integer) (Value 25))
----- (Init_Returns_Impulse (Usage Info) (Type Boolean) (Value True))
----- (GetWave_Exists (Usage Info) (Type Boolean) (Value True))
----- ) ----- | End Reserved_Parameters

----- (Model_Specific ----- | Required heading
----- (txtaps
----- ( 2 (Usage InOut) (Type Tap) (Range 0.1 0.1 0.2)
----- (Description "Second Precursor Tap"))
----- (-1 (Usage InOut) (Type Tap) (Range 0.2 -0.4 0.4)
----- (Description "First Precursor Tap"))
----- (0 (Usage InOut) (Type Tap) (Range 1 0.4 1)
----- (Description "Main Tap"))
----- (1 (Usage InOut) (Type Tap) (Range 0.2 -0.4 0.4)
----- (Description "First Postcursor Tap"))
----- (2 (Usage InOut) (Type Tap) (Range 0.1 0.1 0.2)
----- (Description "Second Postcursor Tap"))
----- ) ----- | End txtaps

```

Formatted: Centered

IBIS Version ~~6.4~~7.0

```
)-----| End Model_Specific  
)-----| End mySampleAMI
```

40.410.5 RESERVED PARAMETERS FOR DATA MANAGEMENT

Information for simulation involving algorithmic models may be contained in files other than the .ibs file, the AMI parameter definition file, or the executable model file. Parameters related to these other files, called supporting files, are described below.

Formatted: Space After: 4 pt

Parameter: **Supporting_Files**

Required: No, and illegal before AMI_Version 6.0

Direction: Rx, Tx

Descriptors:

Usage:	Info
Type:	String
Format:	Table
Default:	(Illegal)
Description:	<string>

Definition: Supporting_Files contains strings of file names and/or directory names to point to files and/or directories which are used by the AMI executable model directly or by the EDA tool (for example to generate the channel impulse response) to function properly. Supporting_Files is organized as a table containing a single column and one or more rows, in which each file name or directory name entry must be placed into a separate row. The file names or directory names may be written with or without a path, but in either case, they **must-shall** be expressed relative to the location of the .ami file in which the Supporting_Files parameter is found. ~~(The AMI executable models and the AMI parameter definition files are all required to be in the same directory as the .ibs file in which they are declared).~~ Path separators in the entries of Supporting_Files must be forward slashes "/". Back slashes "\" are not allowed. The EDA tool is responsible for making any operating system-specific adjustments (for example, replacing forward slashes "/" with backslashes "\") if necessary. The last character of this string shall not be a forward slash "/". A Supporting_Files entry may not be an empty string "", or a string containing a period alone ".".

Usage Rules: The purpose of the Supporting_Files parameter is to enumerate all of the supporting files of an AMI model. This is important in situations when the EDA tool needs to know about the supporting files of an AMI model, for example to copy the original model files into its own simulation model library. For this reason, all supporting files of an AMI model must be listed in the Supporting_Files parameter, either using individual file names, or using directory names. When directory names are used in this parameter, it is implied that all of the files and subdirectories in that directory are needed by the AMI model. A file definition is legal but redundant if the directory in which it is located is also defined in a Supporting_Files entry.

Other Notes: The EDA tool is not expected to make wildcard expansions (globbing) for any characters in the string.

Example:

```
(Supporting_Files (Usage Info) (Type String)
  (Description
    "Additional files and directories required by this model")
  (Table
    ("my_stuff_dir"))
```

Formatted: Centered

```

("my_deeper_stuff_dir/here")
("m1.s4p")
("my_special_dir/m2.s4p")
)
)

```

Formatted: Space After: 4 pt

Parameter: **DLL_Path**

Required: No, and illegal before AMI_Version 6.0

Direction: Rx, Tx

Descriptors:

Usage: In
Type: String
Format: Value
Default: <string literal>
Description: <string>

Definition: The EDA tool is responsible for recognizing this parameter name and replacing the value declared in the .ami file with a string that contains the path to the directory where the executable model file (called “DLL” here and below) and .ami files reside. The Value specified in the .ami file shall be ignored by the EDA tool. The value of DLL_Path passed to the DLL can either be an absolute path, or a path relative to the current working directory of the process running the DLL. In this string, the path separator is the forward slash “/”. Back slashes “\” are not allowed. The model is responsible for making any operating system-specific adjustments (for example, replacing forward slashes “/” with backslashes “\”) if necessary.

The last character of the value passed to the DLL shall not be a forward slash “/”. To access a supporting file, the DLL should create a file name by creating a string consisting of the value of the DLL path, convert forward slashes “/” to backslashes “\” on operating systems that require a backslash “\” as a path separator, append a forward slash “/” or backslash “\” as appropriate to the operating systems, and then append the name of the file. If the EDA tool chooses to pass a relative path and if the current working directory (CWD) is where the DLL resides then DLL_Path should be a period “.”.

Usage Rules:

Other Notes: A DLL should not rely on the current working directory (CWD) set by the EDA tool ~~or EDA tool to~~ determine the locations of files. If DLL_Path is a relative path name then the DLL shall assume that it is a relative path from the CWD, and the EDA tool is responsible for setting the CWD to ensure that the relative DLL_Path is correct. The DLL shall not change the CWD. The EDA tool is not expected to make wildcard expansions (globbing) for any characters in the string.

Example:

```

(DLL_Path (Usage In) (Type String) (Value "placeholder")
(Description "Path to where the DLL is located"))

```

Parameter: **DLL_ID**

Required: No, and illegal before AMI_Version 6.0

Formatted: Centered

Direction: Rx, Tx

Descriptors:

Usage: In
 Type: String
 Format: Value
 Default: <string literal>
 Description: <string>

Definition: The EDA tool is responsible for recognizing this parameter name and replacing the value declared in the .ami file with a string that ~~contains a unique alphanumeric identifier~~ shall conform to the rules in ~~item 3~~ item 3 of Section 3.2.3.2, "SYNTAX RULES". The algorithmic model is responsible for using the DLL_ID string as part of ~~as~~ the base-name for any data files that the model creates, either for use as temporary storage or for recording output data. The use of DLL_ID helps guarantee that multiple instances of the same model (or different models from the same vendor) do not mix up data as a result of collisions between temporary or permanent file names.

Usage Rules:

Other Notes:

Example:

```
DLL_ID (Usage In) (Type String) (Value "placeholder")
    (Description "Unique base name for each AMI model instance and run")
```

Formatted: Space After: 4 pt

10.5.1 SUMMARY TABLES FOR USAGE, TYPE AND FORMAT

Tables summarizing the ~~reserved-Reserved parameters-Parameters~~ for supporting files are shown below.

Table 21 – General Rules and Allowable Usage for Supporting Files Reserved Parameters

Reserved Parameter	General Rules		Allowable Usage				
	Required	Default ²	Info	In	Out	Dep ¹	InOut
DLL_ID	No	No Undefined DLL_ID ne		X			
DLL_Path	No	Undefined No DLL_Path ne		X			
Supporting_Files	No	None Undefined	X				

Formatted: Right: -0.16", Tab stops: 1.38", Centered

Formatted Table

Formatted: Superscript

Formatted: Font: Bold

Notes:

- 1) Illegal for AMI Version 6.0 and earlier
 ——“Default” in this context means “behavior if Reserved Parameter is absent”
- 2) _____

Formatted: List Paragraph, Space After: 0 pt, Numbered + Level: 1 + Numbering Style: 1, 2, 3, ... + Start at: 1 + Alignment: Left + Aligned at: 0.25" + Indent at: 0.5"

Formatted: Centered

- 1) ~~Illegal for AMI Version 6.0 and earlier~~
- 1) ~~"Default" in this context means "behavior if Reserved Parameter is absent"~~
- 1) ~~"None" means "None Defined"~~

Table 22 – Allowable Data Types for Supporting Files Reserved Parameters

Reserved Parameter	Data Type				
	Float	UI	Integer	String	Boolean
DLL_ID				X	
DLL_Path				X	
Supporting_Files				X	

Formatted: Normal, Space After: 0 pt

Formatted Table

Table 23 – Allowable Data Formats for Supporting Files Reserved Parameters

Reserved Parameter	Data Format									
	Value	Range	Corner	List	Increment	Steps	Gaussian	Dual-Dirac	DjRj	Table
DLL_ID	X									
DLL_Path	X									
Supporting_Files										X

Formatted: Font: 12 pt

Formatted Table

Formatted: Indent: Left: 0.08", Right: 0.08"

Formatted: Centered

10.5.10.6 JITTER AND NOISE RESERVED PARAMETERS

Jitter introduced by transmitter and receiver buffers, and the noise sensitivity of the receiver, may be described using AMI Reserved Parameters. These Jitter and Noise parameters are described below.

Note:

If the Jitter and Noise parameters are Usage Info, the EDA tool shall obtain their values from the AMI parameter (.ami) file, optionally through a user interface if user selections are available or needed.

If these parameters are Usage Out, the EDA tool shall use only the values returned by the AMI_Init function, unless otherwise noted. It is the model maker's responsibility to make sure that the AMI_Init function returns the appropriate value in these parameters to the EDA tool to achieve successful simulations.

The model's AMI_GetWave function may also return values in these parameters to the EDA tool, and these values are not required to be the same as the values previously returned by the AMI_Init function. The EDA tool may report the values returned by the AMI_GetWave function to the user, but these values shall not be used by the EDA tool to modify or calculate parameter values passed into simulation models in subsequent function calls or simulations, or to modify or calculate the simulation results in any way.

10.6.1 TX-ONLY RESERVED PARAMETERS

~~These Reserved Parameters only apply to Tx algorithmic models. These parameters are optional. If these parameters are not specified, the values default to no jitter specified in the model ("0" jitter).~~

~~The following optional Reserved Parameters are used to specify impairments for the transmitter output. These budgets specify the impairment as measured at the Tx output (i.e. the transmitter output is expected to be directly modulated by these amounts). These data is data are used by the EDA tool to either modify the input stimulus presented to the algorithmic model or when post-processing the results from the model; the budget values specified by these parameters are not passed directly to the model itself.~~

~~If the parameters are not specified, their default behavior is as summarized in Tables 24 and 34. If these parameters are not specified, the values default to no jitter specified in the model ("0" jitter).~~

Parameter: **Tx_Jitter**
 Required: No
 Direction: Tx
 Descriptors:

Usage:	Info, Out, Dep
Type:	Float, UI

Formatted: Heading 3

Formatted: Normal, Don't adjust space between Latin and Asian text, Don't adjust space between Asian text and numbers

Formatted: Tab stops: 2.81", Left

Formatted: Centered

Format: Gaussian, Dual-Dirac, DjRj, Table
 Default: (Illegal)
 Description: <string>

Definition: Tells [the](#) EDA tool how much jitter exists at the input to the transmitter's analog output buffer.

Usage Rules: For formats Gaussian, Dual-Dirac and DjRj, entries are assumed to be in units of UI when declared as Type UI and in units of seconds when Type Float.

For the Table format, only three table columns are permitted, which shall be entered in the following order:

```
Row_number Time Probability, or
Row_number UI Probability
```

where each Row_number is an integer (positive or negative), each Time value is a floating point number in seconds or a bit time in units of UI, and each Probability is a unitless floating point number. The Type for each column must be specified when Format Table is used, as in:

```
(Type Integer Float Float)
(Type Integer UI Float)
```

Other Notes: For compatibility with earlier versions, (Type Float) and (Type UI) are permitted for data using the Table format, with Type Float signifying that the three column data types are Integer, Float and Float, and Type UI signifying that the three column data types are Integer, UI and Float. However, these variations are discouraged.

Default is not shown in the examples below.

Examples:

```
(Tx_Jitter (Usage Info) (Type Float)
  (Gaussian 0.2e-12 0.03e-12)
)

(Tx_Jitter (Usage Info) (Type Float)
  (Dual-Dirac 3e-12 6e-12 0.5e-12)
)

(Tx_Jitter (Usage Info) (Type Float)
  (DjRj 0 6E-12 1.3E-12)
)

(Tx_Jitter (Usage Info) (Type Integer Float Float)
  (Table
    (Labels "Row_No" "Time" "Probability")
      (-5 -5e-12 1e-10)
      (-4 -4e-12 3e-7)
      (-3 -3e-12 1e-4)
      (-2 -2e-12 1e-2)
      (-1 -1e-12 0.29)
      (0 0 0.4)
      (1 1e-12 0.29)
      (2 2e-12 1e-2)
      (3 3e-12 1e-4)
      (4 4e-12 3e-7)
      (5 5e-12 1e-10)
    )
  )
)
```

Formatted: Centered

)

Parameter: Tx_DCD

Required: No

Direction: Tx

Descriptors:

Usage: Info, Out, Dep
 Type: Float, UI
 Format: Value, Range, Corner, List, Increment, Steps
 Default: <numeric_literal>
 Description: <string>

Definition:

Tx_DCD (Transmit Duty Cycle Distortion) defines half the peak to peak clock duty cycle distortion to be added to the behavior implemented by the EDA tool by modifying the stimulus input or by post processing the simulation.

$$Time(n) = n * bit_time + Tx_DCD * (-1.0)^n$$

Where:

- n*bit_time is the ideal time of the nth clock.
- Time(n) is the time of the nth clock modified when creating input -waveforms for the Tx.

Entries are assumed to be in units of seconds when declared as Type Float. Note that all equations using jitter parameters that can be defined as UI shall be assumed to seconds in these formulae.

Usage Rules:

Other Notes:

Examples:

```
(Tx_DCD (Usage Info) (Type Float)
 (Range 2e-12 1e-12 3e-12))
```

~~The following optional Reserved Parameters are used to specify impairments for the transmitter output. These budgets specify the impairment as measured at the TX output (i.e. the transmitter output is expected to be directly modulated by these amounts). This data is used by the EDA tool to either modify the input stimulus presented to the algorithmic model or when post-processing the results from the model; the budget values specified by these parameters are not passed directly to the model itself.~~

Parameter: Tx_Rj

Required: No, and illegal before AMI_Version 6.0

Direction: Tx

Formatted: Tab stops: 1", Left

Formatted: Space After: 0 pt, Tab stops: 1", Left + Not at 0.64"

Formatted: Centered

Descriptors:

Usage: Info, Out, Dep
 Type: Float, UI
 Format: Value, List, Range, Corner, Increment, Steps
 Default: <numeric_literal>
 Description: <string>

Definition: The standard deviation of a white Gaussian phase noise process at the transmitter which is to be added to the behavior implemented by the EDA tool by modifying the stimulus input or by post processing the simulation results. Entries are assumed to be in units of seconds when declared as Type Float.

Usage Rules:

Other Notes: Time is calculated as follows:

$$Time(n) = n * bit_time + Tx_Rj * gaussian_rand()$$

~~w~~Where gaussian_rand() is a function that returns floating point numbers- between -inf and +inf. The distribution of these numbers shall be a white Gaussian distribution centered at 0.0 with a standard deviation of 1.0. The EDA tool can protect against abs(Tx_Rj*gaussian_rand()) > 0.5UI.

Example:

```
(Tx_Rj (Usage Info) (Corner 0.005 0.006 0.004) (Type UI)
  (Description "Tx Random Jitter in UI."))
```

Parameter: Tx_Dj

Required: No, and illegal before AMI_Version 6.0

Direction: Tx

Descriptors:

Usage: Info, Out, Dep
 Type: Float, UI
 Format: Value, List, Range, Corner, Increment, Steps
 Default: <numeric_literal>
 Description: <string>

Definition: The worst case half the peak to peak variation at the transmitter implemented by the EDA tool by modifying the stimulus input or by post processing the simulation results. Tx_Dj shall include all deterministic and uncorrelated bounded jitter that is not accounted for by Tx_DCD, and Tx_Sj. Entries are assumed to be in units of seconds when declared as Type Float.

Usage Rules:

Other Notes: Time is calculated as follows:

$$Time(n) = n * bit_time + 2.0 * Tx_Dj * rand()$$

~~w~~Where rand() is a function that returns floating point numbers between -0.5 and +0.5 with white uniform distribution.

Formatted: Space After: 4 pt

Formatted: Centered

Example:

```
(Tx_Dj (Usage Info) (Value 0.1) (Type UI)
  (Description "Tx Bounded Jitter in UI."))
```

Parameter: Tx_Sj**Required:** No, and illegal before AMI_Version 6.0**Direction:** Tx**Descriptors:**

Usage: Info, Out, Dep
 Type: Float, UI
 Format: Value, List, Range, Corner, Increment, Steps
 Default: <numeric_literal>
 Description: <string>

Definition: Half of the peak to peak amplitude of a sinusoidal jitter which is to be added to the behavior implemented directly by the transmitter model.

Usage Rules: If Tx_Sj_Frequency is not assigned (either in the model or by the user), Tx_Sj should be ignored. Entries are assumed to be in units of seconds when declared as Type Float.

Other Notes: Time is calculated as follows:

$$Time(n) = n * bit_time + Tx_Sj * \sin((n * bit_time * 2.0 * Pi) * Tx_Sj_Frequency)$$

Example:

```
(Tx_Sj (Usage Info) (Corner 0.005 0.006 0.004) (Type UI)
  (Description "Tx Sinusoidal Jitter in UI."))
```

Parameter: Tx_Sj_Frequency**Required:** No, and illegal before AMI_Version 6.0**Direction:** Tx**Descriptors:**

Usage: Info, Out, Dep
 Type: Float
 Format: Value, List, Range, Corner, Increment, Steps
 Default: <numeric_literal>
 Description: <string>

Definition: The frequency, in hertz, of the sinusoidal jitter at the transmitter.

Usage Rules: If Tx_Sj_Frequency is not assigned (either in the model or by the user), Tx_Sj should be ignored.

Other Notes: Time is calculated as follows:

$$Time(n) = n * bit_time + Tx_Sj * \sin((n * bit_time * 2.0 * Pi) * Tx_Sj_Frequency)$$

Example:

Formatted: Centered

(Tx_Sj_Frequency (Usage Info) (Corner 6.5E7 6.5E7 6.5E7) (Type Float)
 (Description "Tx Sinusoidal Jitter Frequency in Hz.")

10.6.2 RX-ONLY RESERVED PARAMETERS

These Reserved Parameters only apply to Rx algorithmic models. These parameters are optional. If the parameters are not specified, ~~their default behavior is "Clock Centered" or "0" as as summarized in Tables 24 and 34~~ the values default to "0".

RECEIVER JITTER RESERVED PARAMETERS

The following optional Reserved Parameters are used to modify the statistics associated with receiver's recovered clock. These parameters are used to account for jitter that is not included in either the clock times returned by Rx AMI GetWave or the Rx Clock Recovery parameters. ~~These data is data~~ are used by the EDA tool when post-processing the results from the model; the budget values specified by these parameters are not passed directly to the model itself.

The "Rx Jitter Parameters" below (Rx_DCD, Rx_Rj, Rx_Dj, and Rx_Sj) should be used by the EDA tool when analyzing the output of either Rx AMI_Init (for statistical analysis) or Rx AMI_GetWave (for time domain analysis).

Parameter: **Rx_DCD**

Required: No, and illegal before AMI Version 6.0

Direction: Rx

Descriptors:

Usage: Info, Out, Dep

Type: Float, UI

Format: Value, List, Range, Corner, Increment, Steps

Default: <numeric literal>

Description: <string>

Definition: Half of the peak to peak variation of a clock duty cycle distortion. This phase noise is to be accounted for by the EDA tool in both Statistical and Time-Domain simulations. Entries are assumed to be in units of seconds when declared as Type Float.

Usage Rules:

Other Notes: Time is calculated as follows:

$$actual\ time = time + Rx_DCD * (-1.0)^n$$

where:

- n is the nth clock.
- time = ideal time in Statistical, and Time-Domain when clock times(n) is not available.

Formatted: Heading 3

Formatted: Heading 4

Formatted: Space After: 4 pt

Formatted: Centered

- time = clock_times(n) in Time-Domain when clock_times(n) is returned by Rx AMI_GetWave.

Example:

```
(Rx_DCD (Usage Info) (Corner 0.008 0.016 0.005) (Type UI)
  (Description "Rx Duty Cycle Distortion in UI."))
```

Rx_Dj may be used as a repository of all deterministic jitter not included in clock_times. However, any combination of Rx_Dj, Rx_Sj and Rx_DCD is allowed, but the model maker should make sure that jitter components are not double counted. Total clock recovery deterministic jitter that is not included in the clock_times vector returned by the AMI_GetWave function should be equal to the sum of Rx_Dj, Rx_Sj and Rx_DCD.

Total Clock Recovery Deterministic Jitter not accounted for in clock_times is calculated as follows:

$$\begin{aligned} \text{actual_time} = & \text{time} + 2.0 * \text{Rx_Dj} * \text{rand}() \\ & + \text{Rx_Sj} * \sin(\text{Pi} * \text{rand}()) \\ & + \text{Rx_DCD} * (-1.0)^n \end{aligned}$$

Parameter: Rx_Rj

Required: No, and illegal before AMI Version 6.0

Direction: Rx

Descriptors:

Usage: Info, Out, Dep
Type: Float, UI
Format: Value, List, Range, Corner, Increment, Steps
Default: <numeric literal>
Description: <string>

Definition: The standard deviation of a Gaussian phase noise driven by impairments external to the receiver that are input to the RXx CDR, but are not included in the CDR clock_times output. This phase noise is to be accounted for by the EDA tool, in both Statistical and Time-Domain simulations. Entries are assumed to be in units of seconds when declared as Type Float.

Usage Rules:

Other Notes: Time is calculated as follows:

$$\text{clock_times}(n) = -\text{time} + \text{Rx_Rj} * \text{gaussian_rand}()$$

where:

- time = ideal_time in Statistical, and Time-Domain when clock_times(n) is not available.
- time = clock_times(n) in Time-Domain when clock_times(n) is returned by Rx AMI_GetWave.

Example:

```
(Rx_Rj (Usage Info) (Corner 0.005 0.006 0.004) (Type UI))
```

Formatted: Centered

(Description "Rx Random Jitter in UI.")

Parameter: **Rx Dj**

Required: No, and illegal before AMI Version 6.0

Direction: Rx

Descriptors:

Usage: Info, Out, Dep
Type: Float, UI
Format: Value, List, Range, Corner, Increment, Steps
Default: <numeric_literal>
Description: <string>

Definition: The worst case half peak to peak variation of the recovered clock, not including the random jitter specified by Rx Rj, Rx Sj, or Rx DCD. Rx Dj shall include all deterministic and uncorrelated bounded jitter that is not accounted for by Rx clock_times, Rx Rj, or Rx Clock_Recovery parameters. This phase noise is to be accounted for by the EDA tool in both Statistical and Time-Domain simulations. Entries are assumed to be in units of seconds when declared as Type Float.

Usage Rules:

Other Notes: Time is calculated as follows:

$$\text{actual_time} = \text{time} + 2.0 * \text{Rx_Dj} * \text{rand}()$$

where:

- time = ideal_time in Statistical, and Time-Domain when clock_times(n) is not available.
- time = clock_times(n) in Time-Domain when clock_times(n) is returned by Rx AMI GetWave.

Example:

(Rx Dj (Usage Info) (Value 0.1) (Type UI)
 (Description "Rx Bounded Jitter in UI."))

Parameter: **Rx Sj**

Required: No, and illegal before AMI Version 6.0

Direction: Rx

Descriptors:

Usage: Info, Out, Dep
Type: Float, UI
Format: Value, List, Range, Corner, Increment, Steps
Default: <numeric_literal>
Description: <string>

Definition: Half of the peak to peak variation of a sinusoidal phase noise, but are not included in the CDR clock_times output. This phase noise is to be accounted for by the EDA tool in both

Formatted: Centered

Statistical and Time-Domain simulations. Entries are assumed to be in units of seconds when declared as Type Float.

Usage Rules:

Other Notes: Time is calculated as follows:

$$\text{actual_time} = \text{time} + \text{Rx_Sj} * \sin(\text{Pi} * \text{rand}())$$

where:

- time = ideal time in Statistical, and Time-Domain when clock times(n) is not available.
- time = clock times(n) in Time-Domain when clock times(n) is returned by Rx AMI GetWave.

Example:

(Rx Sj (Usage Info) (Corner 0.05 0.07 0.04) (Type UI)
(Description "Rx Sinusoidal Jitter in UI."))

~~Parameter: Rx_Clock_PDF~~

~~Required: No~~

~~Direction: Rx~~

~~Descriptors:~~

~~Usage: Info, Out, Dep~~

~~Type: Float, UI~~

~~Format: Gaussian, Dual_Dirac, DjRj, Table~~

~~Default: (Illegal)~~

~~Description: <string>~~

~~Definition: Tells EDA tool the probability density function of the recovered clock.~~

~~Usage Rules: For formats Gaussian, Dual_Dirac and DjRj, entries are assumed to be in units of UI when declared as Type UI and in units of seconds when Type Float.~~

~~For the Table format, only three table columns are permitted, which shall be entered in the following order:~~

~~Row_number Time Probability, or~~

~~Row_number UI Probability~~

~~where each Row_number is an integer (positive or negative), each Time value is a floating point number in seconds or a bit time in units of UI, and each Probability is a unitless floating point number. The Type for each column must be specified when Format Table is used, as in:~~

~~(Type Integer Float Float)~~

~~(Type Integer UI Float)~~

~~Other Notes: For compatibility with earlier versions, (Type Float) and (Type UI) are permitted for data using the Table format, using the Table format, with Type Float signifying that the three column data types are Integer, Float and Float, and Type UI signifying that the three column data types are Integer, UI and Float. However, these variations are discouraged.~~

~~Examples:~~

Formatted: Centered


```
(Rx_Clock_PDF (Usage Info) (Type Float)
(Gaussian 0.2e-12 0.03e-12)
)
(Rx_Clock_PDF (Usage Info) (Type Float)
(Dual-Dirac 3e-12 6e-12 0.5e-12)
)
(Rx_Clock_PDF (Usage Info) (Type Float)
(DjRj 0 6E-12 1.3E-12)
)

(Rx_Clock_PDF (Usage Info) (Type Integer Float Float)
(Table
(Labels "Row_No" "Time" "Probability")
(5 5e-12 1e-10)
(4 4e-12 3e-7)
(3 3e-12 1e-4)
(2 2e-12 1e-2)
(1 1e-12 0.29)
(0 0 0.4)
(1 1e-12 0.29)
(2 2e-12 1e-2)
(3 3e-12 1e-4)
(4 4e-12 3e-7)
(5 5e-12 1e-10)
)
)
)
```

~~PARAMETER: RX_RECEIVER_SENSITIVITY~~

Formatted: Heading 4, Space After: 0 pt

~~REQUIRED: NO~~

Formatted: Heading 4

~~DIRECTION: RX~~

~~DESCRIPTORS:~~

~~USAGE: INFO, OUT, DEP~~

~~TYPE: FLOAT~~

~~FORMAT: VALUE, RANGE, CORNER, LIST, INCREMENT, STEPS~~

~~DEFAULT: <NUMERIC_LITERAL>~~

~~DESCRIPTION: <STRING>~~

Formatted: Heading 4, Space After: 0 pt

~~DESCRIPTION: TELLS THE EDA TOOL THE VOLTAGE NEEDED AT THE RECEIVER DATA DECISION POINT TO ENSURE PROPER SAMPLING OF THE EQUALIZED SIGNAL.~~

Formatted: Heading 4

~~USAGE RULES: ENTRIES ARE ASSUMED TO BE IN UNITS OF VOLTS.~~

~~OTHER NOTES:~~

~~EXAMPLES:~~

~~IN THE EXAMPLE BELOW, 100 MV (ABOVE +100 MV OR BELOW -100 MV IS NEEDED TO ENSURE THE SIGNAL IS SAMPLED CORRECTLY).~~

~~(RX_RECEIVER_SENSITIVITY (USAGE INFO) (TYPE FLOAT)~~

~~(VALUE 0.1))~~

Formatted: Heading 4, Indent: First line: 0"

~~(RX_RECEIVER_SENSITIVITY (USAGE INFO) (TYPE FLOAT)~~

Formatted: Heading 4

~~(LIST 0.1 0.05 0.06 0.07 0.08 0.09 0.11))~~

~~(RX_RECEIVER_SENSITIVITY (USAGE INFO) (TYPE FLOAT)~~

~~(RANGE 0.2 0.1 0.3))~~

~~(RX_RECEIVER_SENSITIVITY (USAGE INFO) (TYPE FLOAT)~~

Formatted: Centered

~~(CORNER 0.0 0.1 - 0.1)~~

Formatted: Heading 4, Indent: First line: 0"

Formatted: Heading 4, Adjust space between Latin and Asian text, Adjust space between Asian text and numbers

RECEIVER RECOVERED CLOCK RESERVED PARAMETERS

The following optional Reserved Parameters are used to specify characteristics of the receiver's recovered clock. ~~This data is~~ These data are used by the EDA tool when post-processing the results from the model when the model does not return clock_times, or when Rx AMI_GetWave is not used; the budget values specified by these parameters are not passed directly to the model itself. For Rx models that do return clock_times by AMI_GetWave, these parameters represent the amount of jitter *that had already been implemented by Rx AMI_GetWave and already included in the returned clock_times*. For this reason, the EDA tool should NOT apply these jitter parameters again to the Rx clock_times. These parameters are provided by the model creator to the EDA tool and end users for the sole purpose that these jitters can be properly accounted for when Rx AMI_GetWave is NOT used or Rx clock_times was not returned, in which cases the EDA tool is responsible to apply these jitters to the Rx output.

~~The "Rx Clock Recovery Parameters" below (Rx Clock PDF, Rx Clock Recovery Mean, Rx Clock Recovery Rj, Rx Clock Recovery Dj, Rx Clock Recovery Sj and Rx Clock Recovery DCD, should be used by the EDA tool when analyzing the output of Rx AMI_Init (for statistical analysis) or Rx AMI_GetWave (time domain) when Rx AMI_GetWave does not return clock_times. When Rx AMI_GetWave returns clock_times, the EDA tool should not use the "Rx Clock Recovery Parameters".~~

Parameter: **Rx Clock PDF**

Required: No

Direction: Rx

Descriptors:

Usage: Info, Out, Dep

Type: Float, UI

Format: Gaussian, Dual-Dirac, DjRj, Table

Default: (Illegal)

Description: <string>

Definition: Tells the EDA tool the probability density function of the recovered clock.

Usage Rules: For formats Gaussian, Dual-Dirac and DjRj, entries are assumed to be in units of UI when declared as Type UI and in units of seconds when Type Float.

For the Table format, only three table columns are permitted, which shall be entered in the following order:

Formatted: Centered

Row number Time Probability, or
Row number UI Probability

where each Row number is an integer (positive or negative), each Time value is a floating point number in seconds or a bit time in units of UI, and each Probability is a unitless floating point number. The Type for each column must be specified when Format Table is used, as in:

(Type Integer Float Float)
(Type Integer UI Float)

Other Notes: For compatibility with earlier versions, (Type Float) and (Type UI) are permitted for data using the Table format, using the Table format, with Type Float signifying that the three column data types are Integer, Float and Float, and Type UI signifying that the three column data types are Integer, UI and Float. However, these variations are discouraged.

Examples:

(Rx Clock PDF (Usage Info) (Type Float)
(Gaussian 0.2e-12 0.03e-12)
)

(Rx Clock PDF (Usage Info) (Type Float)
(Dual-Dirac 3e-12 6e-12 0.5e-12)
)

(Rx Clock PDF (Usage Info) (Type Float)
(DjRj 0 6E-12 1.3E-12)
)

(Rx Clock PDF (Usage Info) (Type Integer Float Float)
(Table
(Labels "Row No" "Time" "Probability")
(-5 -5e-12 1e-10)
(-4 -4e-12 3e-7)
(-3 -3e-12 1e-4)
(-2 -2e-12 1e-2)
(-1 -1e-12 0.29)
(0 0 0.4)
(1 1e-12 0.29)
(2 2e-12 1e-2)
(3 3e-12 1e-4)
(4 4e-12 3e-7)
(5 5e-12 1e-10)
)
)

Parameter: **Rx_Clock_Recovery_Mean**
Required: No, and illegal before AMI_Version 6.0
Direction: Rx
Descriptors:
 Usage: Info, Out, Dep
 Type: Float, UI

Format: Value, List, Range, Corner, Increment, Steps
 Default: <numeric_literal>
 Description: <string>

Definition: A static offset between the recovered clock and the point half way between the PDF medians of consecutive edge transition times. Entries are assumed to be in units of seconds when declared as Type Float.

Usage Rules:

Other Notes: Time is calculated as follows:

$$actual_time = ideal_time + Rx_Clock_Recovery_Mean$$

Where ideal_time is half way between the median of the edge transition times on both sides of the eye.

Examples:

```
(Rx_Clock_Recovery_Mean (Usage Info) (Value 0.05)
 (Type UI) (Description "Recovered Clock offset in UI."))
```

Parameter: **Rx_Clock_Recovery_Rj**

Required: No, and illegal before AMI_Version 6.0

Direction: Rx

Descriptors:

Usage: Info, Out, Dep
 Type: Float, UI
 Format: Value, List, Range, Corner, Increment, Steps
 Default: <numeric_literal>
 Description: <string>

Definition: The standard deviation of a Gaussian phase noise exhibited by the recovered clock and included in the clock_times vector returned by the AMI_GetWave function. Entries are assumed to be in units of seconds when declared as Type Float.

Usage Rules:

Other Notes: Time is calculated as follows:

$$actual_time = ideal_time + Rx_Clock_Recovery_Rj * gaussian_rand()$$

Example:

```
(Rx_Clock_Recovery_Rj (Usage Info) (Corner 0.005 0.006 0.004)
 (Type UI) (Description "Rx-Rx Random Clock Jitter in UI."))
```

Parameter: **Rx_Clock_Recovery_Dj**

Required: No, and illegal before AMI_Version 6.0

Direction: Rx

Descriptors:

Formatted: Centered

Usage: Info, Out, Dep
 Type: Float, UI
 Format: Value, List, Range, Corner, Increment, Steps
 Default: <numeric_literal>
 Description: <string>

Definition: The worst case half the peak to peak variation of the recovered clock. Rx_Clock_Recovery_Dj shall include all deterministic and uncorrelated bounded jitter that is included in the clock_times vector returned by the AMI_GetWave function and not accounted for by Rx_Clock_Recovery_DCD and Rx_Clock_Recovery_Sj. Entries are assumed to be in units of seconds when declared as Type Float.

Usage Rules:

Other Notes: Time is calculated as follows:

$$actual_time = ideal_time + 2.0 * Rx_Clock_Recovery_Dj * rand()$$

Example:

```
(Rx_Clock_Recovery_Dj (Usage Info) (Value 0.1) (Type UI)
 (Description "Rx-Rx Bounded Jitter in UI."))
```

Parameter: **Rx_Clock_Recovery_Sj**

Required: No, and illegal before AMI_Version 6.0

Direction: Rx

Descriptors:

Usage: Info, Out, Dep
 Type: Float, UI
 Format: Value, List, Range, Corner, Increment, Steps
 Default: <numeric_literal>
 Description: <string>

Definition: Half **of** the peak to peak variation of a sinusoidal phase noise exhibited by the recovered clock and included in the clock_times vector returned by the AMI_GetWave function. Entries are assumed to be in units of seconds when declared as Type Float.

Usage Rules:

Other Notes: Time is calculated as follows:

$$actual_time = ideal_time + Rx_Clock_Recovery_Sj * sin(Pi * rand())$$

Example:

```
(Rx_Clock_Recovery_Sj (Usage Info) (Corner 0.05 0.07 0.4) (Type UI)
 (Description "Rx-Rx Sinusoidal Jitter in UI."))
```

Parameter: **Rx_Clock_Recovery_DCD**

Required: No, and illegal before AMI_Version 6.0

Direction: Rx

Formatted: Centered

Descriptors:

Usage: Info, Out, Dep
 Type: Float, UI
 Format: Value, List, Range, Corner, Increment, Steps
 Default: <numeric_literal>
 Description: <string>

Definition: Half of the peak to peak variation of a clock duty cycle distortion exhibited by the recovered clock and included in the clock_times vector returned by the AMI_GetWave function. Entries are assumed to be in units of seconds when declared as Type Float.

Usage Rules:

Other Notes: Time is calculated as follows:

$$actual_time = ideal_time + Rx_Clock_Recovery_DCD * (-1.0)^n$$

Example:

```
(Rx_Clock_Recovery_DCD (Usage Info) (Corner 0.008 0.016 0.005)
 (Type UI) (Description "Rx-Rx Duty Cycle Distortion in UI."))
```

Rx_Clock_Recovery_Dj may be used as a repository of all deterministic jitter. However, any combination of Rx_Clock_PDF, Rx_Clock_Recovery_Dj, Rx_Clock_Recovery_Sj and Rx_Clock_Recovery_DCD is allowed, but the ~~the~~ model maker should make sure that jitter components are not double counted. Total clock recovery deterministic jitter that is included in the clock_times vector returned by the AMI_GetWave function should be equal to the sum of Rx_Clock_PDF, Rx_Clock_Recovery_Dj, Rx_Clock_Recovery_Sj and Rx_Clock_Recovery_DCD.

Total Clock Recovery Deterministic Jitter accounted for in clock_times:

$$actual_time = ideal_time + 2.0 * Rx_Clock_Recovery_Dj * rand() \\
+ Rx_Clock_Recovery_Sj * sin(Pi * rand()) \\
+ Rx_Clock_Recovery_DCD * (-1.0)^n \\
+ <deterministic contribution from Rx_Clock_PDF>$$

Note:

The "Rx_Clock_Recovery_Parameters" (Rx_Clock_PDF, Rx_Clock_Recovery_Mean, Rx_Clock_Recovery_Rj, Rx_Clock_Recovery_Dj, Rx_Clock_Recovery_Sj and Rx_Clock_Recovery_DCD, should be used by the EDA tool when analyzing the output of Rx AMI_Init (for statistical analysis) or Rx AMI_GetWave (time domain) when Rx AMI_GetWave does not return clock_times. When Rx AMI_GetWave returns clock_times, the EDA tool should not use the "Rx_Clock_Recovery_Parameters".

~~RECEIVER RECIIVER JITTER ITTER RESERVE DESERVED PARAMETERSARAMETERS~~

~~The following optional Reserved Parameters are used to modify the statistics associated with receiver's recovered clock. These parameters are used to account for jitter that is not included in~~

Formatted: Heading 4, Adjust space between Latin and Asian text, Adjust space between Asian text and numbers

Formatted: Centered

either the `clock_times` returned by `Rx_AMI_GetWave` or the `Rx_Clock_Recovery` parameters. This data is used by the EDA tool when post-processing the results from the model; the budget values specified by these parameters are not passed directly to the model itself.

The "Rx Jitter Parameters" below (`Rx_Rj`, `Rx_Dj`, `Rx_Sj` and `Rx_DCD`) should be used by the EDA tool when analyzing the output of either `Rx_AMI_Init` (for statistical analysis) or `Rx_AMI_GetWave` (for time domain analysis).

Parameter: `Rx_Rj`

Required: No, and illegal before AMI_Version 6.0

Direction: Rx

Descriptors:

Usage: Info, Out, Dep
Type: Float, UI
Format: Value, List, Range, Corner, Increment, Steps
Default: <numeric_literal>
Description: <string>

Definition: The standard deviation of a Gaussian phase noise driven by impairments external to the receiver that are input to the RX-CDR, but are not included in the CDR `clock_times` output. This phase noise is to be accounted for by the EDA tool, in both Statistical and Time-Domain simulations. Entries are assumed to be in units of seconds when declared as Type Float.

Usage Rules:

Other Notes: Time is calculated as follows:

$$\text{clock_times}(n) = \text{time} + \text{Rx_Rj} * \text{gaussian_rand}()$$

Where:

- `time` = `ideal_time` in Statistical, and Time-Domain when `clock_times(n)` is not available.
- `time` = `clock_times(n)` in Time-Domain when `clock_times(n)` is returned by `Rx_AMI_GetWave`.

Example:

```
(Rx_Rj (Usage Info) (Corner 0.005 0.006 0.004) (Type UI)
 (Description "Rx Random Jitter in UI."))
```

Parameter: `Rx_Dj`

Required: No, and illegal before AMI_Version 6.0

Direction: Rx

Descriptors:

Usage: Info, Out, Dep
Type: Float, UI
Format: Value, List, Range, Corner, Increment, Steps

Formatted: Centered

Default: `<numeric_literal>`

Description: `<string>`

Definition: The worst case half peak to peak variation of the recovered clock, not including the random jitter specified by Rx_Rj, Rx_Sj, or Rx_DCD. Rx_Dj shall include all deterministic and uncorrelated bounded jitter that is not accounted for by Rx_clock_times, Rx_Rj, or Rx_Clock_Recovery parameters. This phase noise is to be accounted for by the EDA tool in both Statistical and Time Domain simulations. Entries are assumed to be in units of seconds when declared as Type Float.

Usage Rules:

Other Notes: Time is calculated as follows:

$$actual_time = time + 2.0 * Rx_Dj * rand()$$

Where:

- time = ideal_time in Statistical, and Time Domain when clock_times(n) is not available.
- time = clock_times(n) in Time Domain when clock_times(n) is returned by Rx AMI_GetWave.

Example:

```
(Rx_Dj (Usage_Info) (Value 0.1) (Type UI)
  (Description "RTx Bounded Jitter in UI."))
```

Parameter: Rx_Sj

Required: No, and illegal before AMI_Version 6.0

Direction: Rx

Descriptors:

Usage: Info, Out, Dep

Type: Float, UI

Format: Value, List, Range, Corner, Increment, Steps

Default: `<numeric_literal>`

Description: `<string>`

Definition: Half the peak to peak variation of a sinusoidal phase noise, but are not included in the CDR clock_times output. This phase noise is to be accounted for by the EDA tool in both Statistical and Time Domain simulations. Entries are assumed to be in units of seconds when declared as Type Float.

Usage Rules:

Other Notes: Time is calculated as follows:

$$actual_time = time + Rx_Sj * sin(Pi * rand())$$

Where:

- time = ideal_time in Statistical, and Time Domain when clock_times(n) is not available.
- time = clock_times(n) in Time Domain when clock_times(n) is returned by Rx AMI_GetWave.

Formatted: Centered

Example:

```
(Rx_Sj (Usage Info) (Corner 0.05 0.07 0.04) (Type UI)
  (Description "RxX Sinusoidal Jitter in UI."))
```

Parameter: ~~Rx_DCD~~**Required:** ~~No, and illegal before AMI_Version 6.0~~**Direction:** ~~Rx~~**Descriptors:**

Usage: ~~Info, Out, Dep~~
Type: ~~Float, UI~~
Format: ~~Value, List, Range, Corner, Increment, Steps~~
Default: ~~<numeric_literal>~~
Description: ~~<string>~~

Definition: ~~Half the peak to peak variation of a clock duty cycle distortion. This phase noise is to be accounted for by the EDA tool in both Statistical and Time Domain simulations. Entries are assumed to be in units of seconds when declared as Type Float.~~

Usage Rules: ~~—~~**Other Notes:** ~~Time is calculated as follows:~~

$$\text{actual_time} = \text{time} + \text{Rx_DCD} * (-1.0)^n$$

Where:

- ~~n is the nth clock.~~
- ~~time = ideal_time in Statistical, and Time Domain when clock_times(n) is not available.~~
- ~~time = clock_times(n) in Time Domain when clock_times(n) is returned by Rx AMI_GetWave.~~

Example:

```
(Rx_DCD (Usage Info) (Corner 0.008 0.016 0.005) (Type UI)
  (Description "RxX Duty Cycle Distortion in UI."))
```

~~Rx_Dj may be used as a repository of all deterministic jitter not included in clock_times. However any combination of Rx_Dj, Rx_Sj and Rx_DCD is allowed, but the the model maker should make sure that jitter components are not double-counted. Total clock recovery deterministic jitter that is not included in the clock_times vector returned by the AMI_GetWave function should be equal to the sum of Rx_Dj, Rx_Sj and Rx_DCD.~~

~~Total Clock Recovery Deterministic Jitter not accounted for in clock_times:~~

$$\begin{aligned} \text{actual_time} = & \text{time} + 2.0 * \text{Rx_Dj} * \text{rand}() \\ & + \text{Rx_Sj} * \sin(\text{Pi} * \text{rand}()) \\ & + \text{Rx_DCD} * (-1.0)^n \end{aligned}$$

RECEIVER RECEIVER NOISE NOISE RESERVED RESERVED PARAMETERS PARAMETERS

Formatted: Heading 4, Adjust space between Latin and Asian text, Adjust space between Asian text and numbers

The following optional Reserved Parameter ~~is~~ are used to modify the statistics associated with the data input to the receiver's sampling latch (a.k.a. 'slicer'). ~~This~~ These data is data are used by the EDA tool when post-processing the results from the model; the budget values specified by ~~this~~ these parameters ~~s~~ are not passed directly to the model itself.

Parameter: **Rx Receiver Sensitivity**

Required: No

Direction: Rx

Descriptors:

Usage: Info, Out, Dep

Type: Float

Format: Value, Range, Corner, List, Increment, Steps

Default: <numeric literal>

Description: <string>

Description: Tells the EDA tool the voltage needed at the receiver data decision point to ensure proper sampling of the equalized signal.

Usage Rules: Entries are assumed to be in units of volts.

Other Notes:

Examples:

In the example below, 100 mV (above +100 mV or below -100 mV is needed to ensure the signal is sampled correctly).

(Rx Receiver Sensitivity (Usage Info) (Type Float)
(Value 0.1))

(Rx Receiver Sensitivity (Usage Info) (Type Float)
(List 0.1 0.05 0.06 0.07 0.08 0.09 0.11))

(Rx Receiver Sensitivity (Usage Info) (Type Float)
(Range 0.2 0.1 0.3))

(Rx Receiver Sensitivity (Usage Info) (Type Float)
(Corner 0.0 0.1 -0.1))

Formatted: Font: Not Italic

Parameter: **Rx_Noise, Rx GaussianNoise**

Required: No, and Rx_Noise is illegal before AMI_Version 6.0; Rx_GaussianNoise is illegal before AMI_Version 7.06.2

Formatted: Indent: Left: 0", Hanging: 1"

Direction: Rx

Descriptors:

Usage: Info, Out, Dep

Type: Float

Formatted: Centered

Format: Value, List, Range, Corner, Increment, Steps
 Default: <numeric_literal>
 Description: <string>

Definition: The standard deviation, in volts, of an unbounded white Gaussian random process, which is to be added by the EDA tool to the signal measured at the sampling latch of a receiver.

Usage Rules: If Rx_Noise is Usage Out, then the EDA tool shall use the value returned by Rx AMI_Init if Rx AMI_GetWave is not used. If Rx AMI_GetWave is used, then the EDA tool may apply the value returned by each AMI_GetWave call to the waveform returned by that call to AMI_GetWave, or use the average value of Rx_Noise returned by all calls to AMI_GetWave (after Ignore_Bits), or the value of Rx_Noise returned by the last call to AMI_GetWave.

Other Notes: ~~Time~~The output voltage waveform is calculated as follows:

$$\text{Output } wave(t) = wave(t) + Rx_Noise * gaussian_rand()$$

Where ~~where~~ wave(t) is the waveform returned by Rx AMI_GetWave and gaussian_rand() is a function that returns floating point numbers between -inf and +inf. The distribution of these numbers shall be a white Gaussian distribution centered at 0.0 with a standard deviation of 1.0.

Rx_GaussianNoise is permitted and recommended as an equivalent name for Rx_Noise in AMI_Version 7.0 and higher.

Formatted: Indent: Left: 0"

Example:

```
(Rx_Noise (Usage Info) (Value 0.010) (Type Float)
  (Description "Rx amplitude noise at sampling latch in volts."))
```

Parameter: Rx_UniformNoise

Required: No, and illegal before AMI_Version 7.0

Direction: Rx

Descriptors:

Usage: Info, Out, Dep
Type: Float
Format: Value, List, Range, Corner, Increment, Steps
Default: <numeric_literal>
Description: <string>

Definition: The worst-case half peak-to-peak variation, in volts, of a bounded uniform random process which is to be added by the EDA tool to the signal measured at the sampling latch of a receiver.

Usage Rules: If Rx_UniformNoise is Usage Out, then the EDA tool shall use the value returned by Rx AMI_Init if Rx AMI_GetWave is not used. If Rx AMI_GetWave is used, then the EDA tool may apply the value returned by each AMI_GetWave call to the waveform returned by that call to AMI_GetWave, or use the average value of Rx_UniformNoise returned by all calls to AMI_GetWave (after Ignore_Bits), or the value of Rx_UniformNoise returned by the last call to AMI_GetWave.

Other Notes: The output voltage waveform is calculated as follows:

Formatted: Centered

$$\text{Output_wave}(t) = \text{wave}(t) + 2 * \text{Rx_UniformNoise} * \text{rand}()$$

Where $\text{wave}(t)$ is the waveform returned by Rx AMI_GetWave and $\text{rand}()$ is a function that returns floating point numbers between -0.5 and +0.5 with white uniform distribution.

Example:

```
(Rx_UniformNoise (Usage Info) (Value 0.010) (Type Float)
 (Description "Rx uniform amplitude noise at sampling latch in
 volts."))
```

10.6.3 SUMMARY TABLES FOR USAGE, TYPE AND FORMAT

Note:

The "Rx_Clock_Recovery_Parameters" (Rx_Clock_PDF, Rx_Clock_Recovery_Mean, Rx_Clock_Recovery_Rj, Rx_Clock_Recovery_Dj, Rx_Clock_Recovery_Sj and Rx_Clock_Recovery_DCD, should be used by the EDA tool when analyzing the output of Rx AMI_Init (for statistical analysis) or Rx AMI_GetWave (time domain) when Rx AMI_GetWave does not return clock_times. When Rx AMI_GetWave returns clock_times, the EDA tool should not use the "Rx_Clock_Recovery_Parameters".

Note:

The "Rx_Jitter_Parameters" (Rx_Rj, Rx_Dj, Rx_Sj and Rx_DCD, should be used by the EDA tool when analyzing the output of either Rx AMI_Init (for statistical analysis) or Rx AMI_GetWave (for time domain analysis).

Tables summarizing the rules for the jitter, noise, and sensitivity reserved parameters are shown below.

Table 24 – Allowable Data Types General Rules and Allowable Usage for Jitter and Noise Reserved Parameters

Reserved Parameter	General Rules		Allowable Usage				
	Required	Default ²	Info	In	Out	Dep ¹	InOut
Rx_Clock_PDF	No	Clock Centered Undefined None	X		X	X	
Rx_Clock_Recovery_DCD	No	None ⁰	X		X	X	
Rx_Clock_Recovery_Dj	No	None ⁰	X		X	X	
Rx_Clock_Recovery_Mean	No	None ⁰	X		X	X	
Rx_Clock_Recovery_Rj	No	None ⁰	X		X	X	
Rx_Clock_Recovery_Sj	No	None ⁰	X		X	X	
Rx_DCD	No	None ⁰	X		X	X	

Formatted Table
Formatted: Superscript

Formatted: Centered

Reserved Parameter	General Rules		Allowable Usage				
	Required	Default ²	Info	In	Out	Dep ¹	InOut
Rx_Dj	No	0 None0	X		X	X	
Rx_Noise_ <u>Rx_GaussianNoise</u>	No	0 None0	X		X	X	
<u>Rx_UniformNoise</u>	No	0 None0	X		X	X	
Rx_Receiver_Sensitivity	No	0	X		X	X	
Rx_Rj	No	0	X		X	X	
Rx_Sj	No	0	X		X	X	
Tx_DCD	No	0	X		X	X	
Tx_Dj	No	0	X		X	X	
Tx_Jitter	No	Undefined None Jitter	X		X	X	
Tx_Rj	No	0	X		X	X	
Tx_Sj	No	0	X		X	X	
Tx_Sj_Frequency	No	Undefined	X		X	X	

Notes:
 1) Illegal for AMI Version 6.0 and earlier
 2) “Default” in this context means “behavior if Reserved Parameter is absent”

Formatted Table
 Formatted: Superscript

- ~~1) Illegal for AMI Version 6.0 and earlier~~
- ~~1) “Default” in this context means “behavior if Reserved Parameter is absent”~~
- ~~1) “None” means “None Defined”~~

Table 25 – Allowable Data Types for Jitter and Noise Reserved Parameters

Reserved Parameter	Data Type				
	Float	UI	Integer	String	Boolean
Rx_Clock_PDF	X	X			
Rx_Clock_Recovery_DCD	X	X			
Rx_Clock_Recovery_Dj	X	X			
Rx_Clock_Recovery_Mean	X	X			
Rx_Clock_Recovery_Rj	X	X			
Rx_Clock_Recovery_Sj	X	X			
Rx_DCD	X	X			
Rx_Dj	X	X			

Formatted Table

Formatted: Centered

Reserved Parameter	Data Type				
	Float	UI	Integer	String	Boolean
Rx_Noise_ <u>Rx_GaussianNoise</u>	X				
<u>Rx_UniformNoise</u>	<u>X</u>				
Rx_Receiver_Sensitivity	X				
Rx_Rj	X	X			
Rx_Sj	X	X			
Tx_DCD	X	X			
Tx_Dj	X	X			
Tx_Jitter	X	X			
Tx_Rj	X	X			
Tx_Sj	X	X			
Tx_Sj_Frequency	X				

Formatted Table

Table 26 – Allowable Data Formats for Jitter and Noise Reserved Parameters

Reserved Parameter	Data Format									
	Value	Range	Corner	List	Increment	Steps	Gaussian	Dual-Dirac	DjKj	Table
Rx_Clock_PDF							X	X	X	X
Rx_Clock_Recovery_DCD	X	X	X	X	X	X				
Rx_Clock_Recovery_Dj	X	X	X	X	X	X				
Rx_Clock_Recovery_Mean	X	X	X	X	X	X				
Rx_Clock_Recovery_Rj	X	X	X	X	X	X				
Rx_Clock_Recovery_Sj	X	X	X	X	X	X				
Rx_DCD	X	X	X	X	X	X				
Rx_Dj	X	X	X	X	X	X				
Rx_Noise_ <u>Rx_GaussianNoise</u>	X	X	X	X	X	X				
<u>Rx_UniformNoise</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>X</u>				
Rx_Receiver_Sensitivity	X	X	X	X	X	X				
Rx_Rj	X	X	X	X	X	X				

Formatted: Font: 12 pt

Formatted Table

Formatted: Indent: Left: 0.08", Right: 0.08"

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Centered

Reserved Parameter	Data Format									
	Value	Range	Corner	List	Increment	Steps	Gaussian	Dual-Dirac	DjRj	Table
Rx_Sj	X	X	X	X	X	X				
Tx_DCD	X	X	X	X	X	X				
Tx_Dj	X	X	X	X	X	X				
Tx_Jitter							X	X	X	X
Tx_Rj	X	X	X	X	X	X				
Tx_Sj	X	X	X	X	X	X				
Tx_Sj_Frequency	X	X	X	X	X	X				

Formatted: Font: 12 pt
 Formatted Table
 Formatted: Indent: Left: 0.08", Right: 0.08"

Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt

Formatted: Centered

With the exception of the "Table" format, the Tx_Jitter parameter has been essentially superseded by the Reserved_Parameters Tx_Rj, Tx_Dj, Tx_Sj, Tx_Sj_Frequency, and Tx_DCD, which enable SerDes transmitter jitter to be specified in greater detail. It is recommended for AMI model developers to use these preferred jitter parameters when possible instead of Tx_Jitter. With the exception of the "Table" format, the Rx_Clock_PDF parameter has been essentially superseded by the Reserved_Parameters Rx_Clock_Recovery_Rj, Rx_Clock_Recovery_Dj, Rx_Clock_Recovery_Sj, and Rx_Clock_Recovery_DCD, which enable SerDes receiver jitter to be specified in greater detail. It is recommended for AMI model developers to use these preferred jitter parameters when possible instead of Rx_Clock_PDF.

40-610.7 MODULATION RESERVED PARAMETERS

Prior to AMI_Version 6.1, AMI modeling supported only NRZ SerDes signaling. AMI_Version 6.1 introduces support for PAM4 SerDes signaling. A SerDes waveform is periodically sampled to determine the value of the waveform between transitions. The time interval between these samples is the Unit Interval (UI), also referred to as bit_time (the value passed into the AMI_Init function), and symbol_time. Symbol_time is a more generic name since a single UI can either represent a bit in NRZ or two bits in PAM4. The clock_times returned by AMI_GetWave are edge transition times, and are ½ UI before the nominal sample times. For NRZ, the mean edge transition time is close to the mean zero crossing time. For PAM4, the zero crossing time is only meaningful for transitions between symbols 0 and 3 and between symbols 1 and 2. In summary, UI, bit_time and symbol_time are the same and correspond to the time between the waveform edges sampled at the receiver latch. For clock_times, zero crossing time and edge transition time are the same and are defined as ½ UI before the times that the Rx latch is sampled.

Parameter: **Modulation**

Required: No, and illegal before AMI_Version 6.1

Direction: Rx, Tx

Descriptors:

Usage:	Info, In
Type:	String
Format:	Value, List
Default:	<string_literal>
Description:	<string>

Definition: Tells the EDA tool whether NRZ or PAM4 analysis is to be performed.

Usage Rules: This Reserved Parameter tells the EDA tool (and optionally, the algorithmic model) of the modulation scheme to be used for analysis. It is declared as Type String with two pre-defined values of “NRZ” and “PAM4”. The value(s) must either be “NRZ” or “PAM4”. The default “NRZ” applies if the Modulation parameter is not included in the .ami file.

The Modulation parameter controls how the EDA tool prepares the Stimulus waveform for AMI_GetWave-based analysis and [how it](#) post-processes simulation results:

- When Modulation is set to “NRZ”, the EDA tool prepares the input stimulus using -0.5V to represent a logic 0 and 0.5V to represent a logic 1. The Rx Parameter Rx_Receiver_Sensitivity is used to post-process Rx model data.
- When Modulation is set to “PAM4”, the EDA tool prepares the input stimulus using voltage levels of -0.5, -0.166, 0.166 and 0.5 volts to represent PAM4 symbols 0, 1, 2 and 3 respectively. The conversion between binary bits and PAM4 symbols, and the voltage and timing offsets used for simulation waveform processing are specified by the Parameters PAM4_Mapping, PAM4_UpperThreshold, PAM4_CenterThreshold, PAM4_LowerThreshold, PAM4_UpperEyeOffset, PAM4_CenterEyeOffset and PAM4_LowerEyeOffset.

Formatted: Centered

Other Notes: When Usage is declared as In, this Parameter is also passed to the algorithmic model. The EDA tool continues to behave as described above. The use of a single Parameter to control both EDA tool and model behavior is intended to streamline the experience for the end-user.

Examples:

```
(Modulation (Usage Info) (Value "PAM4") (Type String)
  (Description "This is a PAM4 model.")
)

(Modulation (Usage In) (List "NRZ" "PAM4") (Type String)
  (Description "This model can be used either for NRZ or PAM4
  analysis.")
)
```

Parameter: **PAM4_Mapping**

Required: No, and illegal before AMI_Version 6.1

Direction: Rx, Tx

Descriptors:

Usage:	Info, In
Type:	String
Format:	Value, List
Default:	<string_literal>
Description:	<string>

Definition: Tells [the](#) EDA tool how to map voltage levels to two-bit PAM4 symbols

Usage Rules: Different devices may translate between voltage levels and two-bit symbols differently, and this parameter defines the mapping to be used for a specific model. There are two different pieces of information to be mapped:

- The four voltage levels in the signal (for example -0.5V, -0.166V, 0.166V, 0.5V in the transmitter's waveform stimulus)
- The four two-bit PAM4 symbols (00, 01, 10, 11)

The PAM4_Mapping parameter declares a four character string that declares how the EDA tool should map between voltage levels and bit sequences. The *positions* in the string (1st, 2nd, 3rd, 4th) correspond to signal voltage *levels*, beginning with the most negative voltage and becoming incrementally more positive. The *values* of the characters in the string correspond to two-bit binary sequences, with "0" = binary 00, "1" = binary 01, "2" = binary 10, and "3" = binary 11.

Other Notes: A PAM4_Mapping value string of "0132" (the default) tells the EDA tool:

- The most negative voltage should be interpreted as binary 00
- The next higher voltage should be interpreted as binary 01
- The next higher voltage should be interpreted as binary 11

Formatted: Centered

- The most positive voltage should be interpreted as binary 10

A PAM4_Mapping value string of “0123” tells the EDA tool:

- The most negative voltage should be interpreted as binary 00
- The next higher voltage should be interpreted as binary 01
- The next higher voltage should be interpreted as binary 10
- The most positive voltage should be interpreted as binary 11

If the AMI Reserved Parameter Modulation is set to “PAM4” and PAM4_Mapping is *not* declared, the EDA tool should assume a default “Gray code” value of “0132” for PAM4_Mapping. The PAM4_Mapping parameter is ignored when the AMI Reserved Parameter Modulation is not declared or is declared and set to “NRZ”. The PAM4_Mapping parameter must contain four characters and each of the four characters “0”, “1”, “2” and “3” must occur once.

There are two reasons why a mapping is required:

1. The EDA tool needs to convert a symbol error rate into a bit error rate. For PAM4, each symbol carries two bits of information. So when an incorrect symbol is received, there can be either one or two bit errors involved. The EDA tool needs to know how many bits were received in error to accurately calculate a BER.
2. SerDes designers may choose other mappings for reasons of their own. The choice of a mapping may affect the bit error rate, but, for example, might produce error patterns that fall more often into the correctable space of a particular choice of Forward Error Correction (FEC) code. The mapping enables SerDes designers to communicate these choices, and for system developers to evaluate these choices.

Examples:

```
(PAM4_Mapping (Usage Info) (Value "0123") (Type String)
  (Description "Simple mapping from voltages to symbols.")
)

(PAM4_Mapping (Usage Info) (Value "0132") (Type String)
  (Description "Gray code is being used.")
)

(PAM4_Mapping (Usage In) (List "0132" "0123") (Type String)
  (Description "Two PAM4 Mappings are allowed for this model.")
)
```

Parameters: PAM4_UpperThreshold, PAM4_CenterThreshold, PAM4_LowerThreshold

Required: No, and illegal before AMI_Version 6.1

Direction: Rx

Descriptors:

Usage: Info, InOut, Out, Dep
Type: Float

Formatted: Centered

Format: Value
 Defaults: <numeric_literal> ...
 Description: <string>

Definition: Voltages used by EDA tools for PAM4 waveform and eye processing.

Usage Rules: The EDA tool uses these voltages in conjunction with Rx clock information to detect which of the four PAM4 symbols a waveform represents when the signal is sampled:

- Voltages *lower* than **PAM4_LowerThreshold - Rx_Receiver_Sensitivity** are detected as voltage level 0
- Voltages *lower* than **PAM4_CenterThreshold - Rx_Receiver_Sensitivity** and *greater* than **PAM4_LowerThreshold + Rx_Receiver_Sensitivity** are detected as voltage level 1
- Voltages *lower* than **PAM4_UpperThreshold - Rx_Receiver_Sensitivity** and *greater* than **PAM4_CenterThreshold + Rx_Receiver_Sensitivity** are detected as voltage level 2
- Voltages *greater* than **PAM4_UpperThreshold + Rx_Receiver_Sensitivity** are detected as voltage level 3

Voltages that do *not* fall into one of these regions are considered a symbol error.

If these parameters are declared as Usage InOut or Out, the algorithmic model is expected to output values from the AMI_Init and AMI_GetWave call for the EDA tool to use during waveform and eye processing.

◆ If the AMI Reserved Parameter Modulation lists “PAM4” (either as a Value or as a List selection), PAM4_UpperThreshold and PAM4_LowerThreshold are required for Rx AMI parameter definition files. If PAM4_CenterThreshold is *not* declared, the value of PAM4_CenterThreshold shall default to 0.0 volts.

Formatted: No bullets or numbering

The PAM4_UpperThreshold, PAM4_CenterThreshold and PAM4_LowerThreshold parameters are ignored when the AMI Reserved Parameter Modulation is not declared or is declared and set to “NRZ”.

Other Notes:

Examples:

```
(PAM4_LowerThreshold (Usage Info) (Value -0.333) (Type Float)
  (Description "Lower eye voltage threshold for waveform and eye
    processing.")
)
-(PAM4_CenterThreshold (Usage Info) (Value 0.0) (Type Float)
  (Description "Center eye voltage threshold for waveform and eye
    processing.")
)
-(PAM4_UpperThreshold (Usage Info) (Value 0.333) (Type Float)
  (Description "Upper eye voltage threshold for waveform and eye
    processing.")
```

Formatted: Centered

```
)  
(PAM4_LowerThreshold (Usage Out) (Value -0.333) (Type Float)  
  (Description "Lower eye voltage threshold returned by AMI_Init.")  
)  
-(PAM4_CenterThreshold (Usage Out) (Value 0.0) (Type Float)  
  (Description "Center eye voltage threshold returned by AMI_Init.")  
)  
-(PAM4_UpperThreshold (Usage Out) (Value 0.333) (Type Float)  
  (Description "Upper eye voltage threshold returned by AMI_Init.")  
)
```

Parameters: PAM4_UpperEyeOffset, PAM4_CenterEyeOffset, PAM4_LowerEyeOffset

Required: No, and illegal before AMI_Version 6.1

Direction: Rx

Descriptors:

Usage: Info, InOut, Out, Dep
 Type: Float, UI
 Format: Value
 Default: <numeric_literal>
 Description: <string>

Definition: Sampling clock offsets for Upper, Center and Lower PAM4 eyes

Usage Rules: Rx models provide a single set of sampling information returned that pertains to a nominal eye centered between consecutive edge transition times during PAM4 analysis. When the PAM4 Upper, Center and Lower eyes have a time shift with respect to the nominal eye, these parameters are used to define a sampling offset from the nominal eye.

When a positive value is declared, the latch in question will sample the waveform *after* the sample time for the nominal eye. When a negative value is declared, the latch in question will sample the waveform *before* the sample time for the nominal eye.

If these parameters are declared as Usage InOut or Out, the algorithmic model is expected to output values from the AMI_Init and AMI_GetWave call for the EDA tool to use during waveform and eye processing.

If the AMI Reserved Parameter Modulation is set to "PAM4" and these offset values are *not* declared, the EDA tool is expected to use a default value of 0.0 for each offset parameter not declared. The PAM4_UpperEyeOffset, PAM4_CenterEyeOffset and PAM4_LowerEyeOffset parameters are ignored when the AMI Reserved Parameter Modulation is not declared or is declared and set to "NRZ".

Other Notes: In Statistical analysis, offset from the center of the nominal eye shall include Rx_Clock_Recovery_Mean and either the PAM4_UpperEyeOffset, PAM4_CenterEyeOffset and PAM4_LowerEyeOffset. In Time Domain analysis, PAM4_UpperEyeOffset, PAM4_CenterEyeOffset and PAM4_LowerEyeOffset shall be three independent corrections to the clock times. Specifically, the PAM4_UpperEyeOffset and PAM4_LowerEyeOffset are offsets from the nominal eye and not the PAM4_CenterEyeOffset.

Examples:

```
(PAM4_UpperEyeOffset (Usage Out) (Value 2.5e-12) (Type Float)
  (Description "The upper eye sampling offset.")
)

(PAM4_CenterEyeOffset (Usage Out) (Value 0.0) (Type Float)
  (Description "The center eye sampling offset.")
)
```

Formatted: Centered

```
(PAM4_LowerEyeOffset (Usage Out) (Value 2.5e-12) (Type Float)
  (Description "The lower eye sampling offset.")
)
```

Formatted: Space After: 4 pt

10.7.1 SUMMARY TABLES FOR USAGE, TYPE AND FORMAT

Tables summarizing the rules for the modulation ~~reserved~~Reserved Parameters are shown below.

Table 27 – ~~Allowable Data Types~~General Rules and Allowable Usage for Modulation Reserved Parameters

Reserved Parameter	General Rules		Allowable Usage				
	Required	Default ²	Info	In	Out	Dep ¹	InOut
Modulation	No	“NRZ”	X	X			
PAM4_Mapping	No	“0132”	X	X			
PAM4_UpperThreshold	No	– <u>Undefined</u> None	X		X	X	X
PAM4_CenterThreshold	No	0	X		X	X	X
PAM4_LowerThreshold	No	<u>Undefined</u> None	X		X	X	X
PAM4_UpperEyeOffset	No	0	X		X	X	X
PAM4_CenterEyeOffset	No	0	X		X	X	X
PAM4_LowerEyeOffset	No	0	X		X	X	X

Notes:

1) Illegal for AMI Version 6.0 and earlier
—“Default” in this context means “behavior if Reserved Parameter is absent”

2) —

Formatted Table

Formatted: Superscript

Formatted: List Paragraph, Space After: 0 pt, Numbered + Level: 1 + Numbering Style: 1, 2, 3, ... + Start at: 1 + Alignment: Left + Aligned at: 0.25" + Indent at: 0.5"

~~1) Illegal for AMI Version 6.0 and earlier~~
~~1) “Default” in this context means “behavior if Reserved Parameter is absent”~~
~~1) “None” means “None Defined”~~

Table 28 – Allowable Data Types for Modulation Reserved Parameters

Reserved Parameter	Data Type				
	Float	UI	Integer	String	Boolean
Modulation				X	
PAM4_Mapping				X	

Formatted Table

Formatted: Centered

Reserved Parameter	Data Type				
	Float	UI	Integer	String	Boolean
PAM4_UpperThreshold	X				
PAM4_CenterThreshold	X				
PAM4_LowerThreshold	X				
PAM4_UpperEyeOffset	X	X			
PAM4_CenterEyeOffset	X	X			
PAM4_LowerEyeOffset	X	X			

Formatted Table

Table 29 – Allowable Data Formats for Modulation Reserved Parameters

Reserved Parameter	Data Format									
	Value	Range	Corner	List	Increment	Steps	Gaussian	Dual-Dirac	DjRj	Table
Modulation	X			X						
PAM4_Mapping	X			X						
PAM4_UpperThreshold	X									
PAM4_CenterThreshold	X									
PAM4_LowerThreshold	X									
PAM4_UpperEyeOffset	X									
PAM4_CenterEyeOffset	X									
PAM4_LowerEyeOffset	X									

Formatted: Font: 12 pt

Formatted Table

Formatted: Indent: Left: 0.08", Right: 0.08"

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt


Formatted: Centered

10.7 Repeaters

10.8 REPEATERS

A Repeater is a type of device that is placed in the middle of the channel to compensate for channel loss. Repeaters consist of two categories, Redrivers and Retimers. A Redriver equalizes the upstream channel signal and retransmits it to the downstream channel. The output signal is continuously driven by the input signal. A Redriver does not have a clock-data recovery circuit (CDR), and no retiming is performed when the Redriver retransmits the signal. A Retimer equalizes the upstream channel signal, recovers the clock using a CDR and generates a digital stimulus that is transmitted to the downstream channel.

A Repeater is modeled by two back-to-back input-output IBIS-AMI models as shown in Figure



4000Figure 3Figure 40Figure 40Figure 401Figure 30.

Figure 40 – Repeater Model

10.8 — Repeater Model

The analog part of the Rx model represents the input termination at the device input. The analog part of the Tx model represents the output impedance at the device output. The two algorithmic models represent equalizers, clock data recovery or CDR circuits (if they exist) and/or pre-emphasis inside the devices. In a Redriver, both algorithmic models can optionally implement the AMI_GetWave function. In a Retimer, the Rx algorithmic model must implement AMI_GetWave and the function must return clock times. The Retimer Tx algorithmic model can optionally

Formatted: Heading 2

Formatted: Heading 2, Space After: 0 pt

Formatted: Font: (Default) Times New Roman, 12 pt

Formatted: Figure caption, Don't keep with next

Formatted: Figure caption

Formatted: Centered

implement AMI_GetWave. The order of signal flow in a Repeater model is from Rx analog to Rx algorithmic to Tx algorithmic to Tx analog. Looking from the Rx analog portion, the Rx algorithmic block is assumed to have infinite input impedance. Looking from the Tx analog portion, the Tx algorithmic block is assumed to have an output of an ideal voltage source.

A Repeater model is specified in a single .ibs file that includes both input and output models.

Formatted: Keyword Descriptions Char, Font: (Default) Times New Roman, 12 pt

Keyword: **[Repeater Pin]**

Required: No

Description: Associates a differential Rx non-inv pin with a Tx non-inv pin to form a Repeater.

Sub-Params: tx_non_inv_pin

Usage Rules: Enter only Repeater pin pairs. The first column, [Repeater Pin] contains a non-inv pin name of an entry in the [Diff Pin] section that represents an Input or Input_diff model corresponding to the Rx part of the Repeater model. The second column, tx_non_inv_pin contains a non-inv pin name of an entry in the [Diff Pin] section that represents an Output or Output_diff model corresponding to the Tx part of the Repeater model.

If [Repeater Pin] is present, the [Model]s associated with the pins listed under [Repeater Pin] shall contain [Algorithmic Model] sections. The AMI parameter definition files for the [Algorithmic Model]s associated with the receiver (Model_type Input or Input_diff) shall contain the Repeater_Type parameter.

Other Notes: Each line must contain two columns. A pin name may appear in only one [Repeater Pin] record.

The column length limits are:

[Repeater Pin]	5 characters max
tx_non_inv_pin	5 characters max

Example:

```
[Repeater Pin] tx_non_inv_pin
3             11
```

AMI Reserved Parameters:

Parameter: **Repeater_Type**

Required: No, and illegal before AMI_Version 6.0

Direction: Rx

Descriptors:

Usage:	Info
Type:	String
Format:	Value
Default:	<string_literal>
Description:	<string>

Formatted: Centered

Definition: This Reserved Parameter identifies the type of Repeater associated with a Repeater Rx model. Allowed values are “Redriver” and “Retimer”.

Usage Rules: This parameter is required if the Rx model is part of a Repeater Rx/Tx pair. A Retimer Rx model shall contain AMI_GetWave (GetWave_Exists is True) and the AMI_GetWave function shall return clock times. The [Model] associated with the AMI parameter definition file containing Repeater_type shall be of Model_type Input or Input_diff. Further, the [Model] shall be associated with a [Pin] listed under the [Repeater Pin] keyword, or with a differential pair that has its non-inverting [Pin] listed under the [Repeater Pin] keyword.

Other Notes:

Example:

```
(Repeater_Type (Usage Info) (Type String) (Value "Redriver"))
```

10.8.1 SUMMARY TABLES FOR USAGE, TYPE AND FORMAT

Tables summarizing the ~~reserved~~ Reserved parameters Parameters for Repeaters are shown below.

Table 30 – General Rules and Allowable Usage for Repeater Reserved Parameters

Reserved Parameter	General Rules		Allowable Usage				
	Required	Default ^{2,4}	Info	In	Out	Dep ¹	InOut
Repeater_Type	Yes³No (required with [Repeater Pin])	--None	X				

Notes:

- 1) ~~Illegal for AMI Version 6.0 and earlier~~
- 2) ~~“Default” in this context means “behavior if Reserved Parameter is absent”~~
- 3) ~~Required if [Repeater Pin] is present~~
~~—“--” means that an entry must be provided if the parameter is present; no default is assumed or permitted~~
- 4) ~~—~~

Formatted Table
Formatted: Superscript

Formatted: List Paragraph, Space After: 0 pt, Numbered + Level: 1 + Numbering Style: 1, 2, 3, ... + Start at: 1 + Alignment: Left + Aligned at: 0.25" + Indent at: 0.5"

~~Illegal for AMI Version 6.0 and earlier~~
~~“Default” in this context means “behavior if Reserved Parameter is absent”~~
~~Required if [Repeater Pin] is present~~
1) ~~“None” means “None Defined”~~ means that an entry must be provided if the parameter is present; no default is assumed or permitted

Table 31 – Allowable Data Types for Repeater Reserved Parameters

Reserved Parameter	Data Type
--------------------	-----------

Formatted Table
Formatted: Centered

	Float	UI	Integer	String	Boolean
Repeater_Type				X	

Table 32 – Allowable Data Formats for Repeater Reserved Parameters


Reserved Parameter	Data Format									
	Value	Range	Corner	List	Increment	Steps	Gaussian	Dual-Dirac	DjRj	Table
Repeater_Type	X									

Formatted: Font: 12 pt
 Formatted Table
 Formatted: Indent: Left: 0.08", Right: 0.08"
 Formatted: Font: 12 pt

As mentioned above, a Retimer Rx shall contain AMI_GetWave (GetWave_Exists is True) and the AMI_GetWave function must return clock times. The EDA tool shall generate a digital input to the Retimer Tx by sampling the Rx AMI_GetWave output waveform 1/2 UI after each clock tick. The if Modulation is NRXZ, the digital stimulus shall have values of -1/2 and +1/2. For other Modulation values, see MODULATION RESERVED PARAMETERS.

In Repeater AMI simulations, both Repeater analog models are treated as if they are linear and time-invariant. The incoming (upstream) analog channel of the Redriver, including the upstream Tx analog model, the physical channel and the Repeater Rx analog model, is represented by an impulse response. The outgoing (downstream) analog channel of the Repeater, including the Repeater Tx analog model, the physical channel and the downstream Rx analog model, is represented by another impulse response.

The time domain simulation flow for a Repeater link shown in ~~Figure 4100~~ ~~Figure 41~~ ~~Figure 40~~ is defined below.



Formatted: Figure caption, Don't keep with next
 Formatted: Centered

— Repeater link

Figure 41 – Repeater HLink

Formatted: Figure caption

Here Tx1 denotes the Repeater upstream channel (channel 1) Tx AMI model (including analog and algorithmic models), Rx1 the Repeater Rx AMI model (including analog and algorithmic models), Tx2 the Repeater Tx AMI model (including analog and algorithmic models) and Rx2 the Repeater downstream channel (channel 2) Rx AMI model (including analog and algorithmic models).

Step 1. The EDA tool obtains the impulse response of the upstream analog channel, which represents the combined impulse response of Tx1's analog model, physical channel 1, and Rx1's analog model.

Step 2. The output of step 1 is presented to Tx1's AMI_Init function and Tx1's AMI_Init function is executed.

Step 3. The output of step 2 is presented to Rx1's AMI_Init function and Rx1's AMI_Init function is executed.

Step 4. The EDA tool obtains the impulse response of the downstream analog channel, which represents the combined impulse response of Tx2's analog model, physical channel 2, and Rx2's analog model.

Step 5. The output of step 4 is presented to Tx2's AMI_Init function and Tx2's AMI_Init function is executed.

Step 6. The output of step 5 is presented to Rx2's AMI_Init function and Rx2's AMI_Init function is executed.

Step 7. The EDA tool performs simulation on the upstream channel, which consists of Tx1, physical channel 1, and Rx1, according to the AMI flow defined in the specification for channels without Repeaters.

Step 8a. Redriver: The EDA tool uses the signal waveform at the output end of Rx1's algorithmic model in step 7, regardless whether Rx1's AMI_GetWave exists or not, as the stimulus of Tx2's algorithmic model, regardless whether Tx2's AMI_GetWave exists or not, and performs simulation on the downstream channel, which consists of Tx2, physical channel 2 and Rx2, according to the AMI flow defined in the specification for channels without Redrivers.

Step 8b. Retimer: The EDA tool samples the output waveform of Retimer Rx AMI_GetWave at $\frac{1}{2}$ UI after each clock tick returned by the function, generates a digital stimulus as the input to Tx2's algorithmic model, regardless whether Tx2's AMI_GetWave exists or not, and performs simulation on the downstream channel, which consists of Tx2, physical channel 2 and Rx2, according to the AMI flow defined in the specification for channels without Redriver. The logic level of the digital stimulus is 1 if sampled value \geq Rx1's Rx_Receiver_Sensitivity and 0 if sampled value \leq $-$ Rx1's Rx_Receiver_Sensitivity. If $-$ Rx1's Rx_Receiver_Sensitivity $<$ sampled value $<$ Rx1's Rx_Receiver_Sensitivity, the logic level is unchanged from the previous bit. The digital stimulus shall have values of $-\frac{1}{2}$ volt for logic 0 and $+\frac{1}{2}$ volt for logic 1.

Step 9. The EDA tool calls the AMI_Close function of each algorithmic model in Tx1, Rx1, Tx2 and Rx2.

Formatted: Space After: 4 pt

Formatted: Centered

Since the Redriver output signal is driven continuously by the input analog signal and does not have a sampling latch, clock times, if returned by a Redriver model, jitter parameters and the Rx_Noise parameter specified in Redriver .ami files are ignored by the EDA tool. Since the Retimer output signal is driven by a digital stimulus as described above in step 8b, jitter and noise parameters specified in Retimer .ami files are applied according to the specification for channels without Repeaters.

The statistical simulation flow for a Repeater link shown in [Figure 41 Fig. 2](#) is defined below.

Step 1. The EDA tool obtains the impulse response of the upstream analog channel, which represents the combined impulse response of Tx1's analog model, physical channel 1, and Rx1's analog model.

Step 2. The output of step 1 is presented to the Tx1's AMI_Init function and Tx1's AMI_Init function is executed.

Step 3. The output of step 2 is presented to the Rx1's AMI_Init function and the Rx1's AMI_Init function is executed.

Step 4. The EDA tool obtains the impulse response of the downstream analog channel, which represents the combined impulse response of Tx2's analog model, physical channel 2, and Rx2's analog model.

Step 5. The output of step 4 is presented to Tx2's AMI_Init function and Tx2's AMI_Init function is executed.

Step 6. The output of step 5 is presented to Rx2's AMI_Init function and Rx2's AMI_Init function is executed.

Step 7a. Redriver: The EDA tool convolves impulse responses returned by Rx1's AMI_Init in step 3 and by Rx2's AMI_Init in step 6 to obtain the full channel impulse response and uses it to perform statistical simulation.

Step 7b. Retimer: The EDA tool uses the impulse responses returned by Rx1's AMI_Init in step 3 to perform a statistical simulation of channel 1. The EDA tool uses the impulse responses returned by Rx2's AMI_Init in step 6 to perform a statistical simulation of channel 2.

IBIS does not prohibit the use of multiple Repeaters, or a mixture of Redrivers and Retimers, cascaded in a channel.

Example:

```
[IBIS Ver]  6-7.0
[File Name] Redriver.ibs
[Component] Redriver
...
[Pin]      signal_name      model_name      R_pin L_pin C_pin
1p         Redriver_Rx_1p     Redriver_Rx
1n         Redriver_Rx_1n     Redriver_Rx
2p         Redriver_Tx_2p     Redriver_Tx
2n         Redriver_Tx_2n     Redriver_Tx

[Diff_Pin] inv_pin vdiff tdelay_typ tdelay_min tdelay_max
```

Formatted: Centered

```
1p      1n      NA     NA     NA     NA
2p      2n      NA     NA     NA     NA
```

```
[Repeater Pin] tx_non_inv_pin
1p 2p
```

```
[Model] Redriver_Rx
Model_type Input
```

```
...
[Algorithmic Model]
Executable Windows_VisualStudio10.0.30319_32 Redriver_Rx_32.dll Redriver_Rx.ami
Executable Windows_VisualStudio10.0.30319_64 Redriver_Rx_64.dll Redriver_Rx.ami
Executable Linux_gcc4.6.1_32 Redriver_Rx_32.so Redriver_Rx.ami
Executable Linux_gcc4.6.1_64 Redriver_Rx_64.so Redriver_Rx.ami
[End Algorithmic Model]
```

```
[Model] Redriver_Tx
Model_type Output
```

```
...
[Algorithmic Model]
Executable Windows_VisualStudio10.0.30319_32 Redriver_Tx_32.dll Redriver_Tx.ami
Executable Windows_VisualStudio10.0.30319_64 Redriver_Tx_64.dll Redriver_Tx.ami
Executable Linux_gcc4.6.1_32 Redriver_output_32.so Redriver_Tx.ami
Executable Linux_gcc4.6.1_64 Redriver_output_64.so Redriver_Tx.ami
[End Algorithmic Model]
```

```
[End]
```

Formatted: Centered

IBIS Version ~~6.4~~7.0

Formatted: Centered

10.9 40-8-AMI RESERVED PARAMETER DEFINITIONEFINITIONS FOR LINK TRAINING COMMUNICATIONS

Formatted: Left

In this section, the parameters BCI Protocol, BCI State, BCI ID, BCI Message Interval UI and BCI Training UI are documented, to enable link training communication. These Reserved Parameters are in the AMI file and positioned under the Reserved Parameters branch.

Parameter: **BCI Protocol**

Required: No, and illegal before AMI Version 7.0

Direction: Rx, Tx

Descriptors:

Usage: In
Type: String
Format: Value, List
Default: <string literal>
Description: <string>

Definition: This parameter contains the name (or names) of ~~Back-channel Protocol~~Back-Channel Interface Protocol(s) that the model supports. This parameter tells the model which ~~Back-channel Protocol~~Back-Channel Interface Protocol is being used for the training process. The BCI Protocol defines the back-channel message files and BCI data contained therein that is read and/or generated by each call to each executable model.

Usage Rules: Both the transmitter and receiver for a given channel must have identical settings for the BCI Protocol parameter for link training to be enabled. Both the transmitter and receiver for a given channel must have GetWave_Exists = True for link training to be enabled.

BCI Protocol must be present if the model supports any BCI protocol.

Other Notes: A BCI Protocol may be private or approved by the IBIS Open Forum. Protocol names beginning with the prefix "IBIS" are reserved for protocols approved by the IBIS Open Forum.

~~BCI Protocol names beginning with "IBIS" are reserved for future protocols adopted and published.~~ Names for private and independently-specified published protocols should contain character strings sufficiently unique to avoid conflicts with other independently-named protocols.

Example:

```
(BCI Protocol (Usage In) (Type String) (Value "Company xyz")
 (Description "This Device supports Back-channel ProtocolBack-Channel
 Interface Protocol Company xyz. For private protocols, we suggest that
 the name should begin with a company name to help keep private protocol
 names unique. Protocols officially adopted by the IBIS Open Forum would
 begin with IBIS."))
```

Formatted: Font: (Default) Times New Roman, 12 pt

Formatted: Space After: 4 pt

Formatted: Indent: Left: 0", Space After: 4 pt

Formatted: Space Before: 0 pt

Formatted: Centered

Parameter: **BCI ID**

Required: No, and illegal before AMI Version 7.0

Direction: Rx, Tx

Descriptors:

Usage: In
Type: String
Format: Value
Default: <string literal>
Description: <string>

Definition: The EDA tool is responsible for recognizing this parameter name and replacing the value declared in the .ami file with a partial file name that itself must conform to the rules for a “file name” in Paragraph 3 of Section 3.13, “GENERAL SYNTAX RULES AND GUIDELINES SYNTAX RULES File Naming Definitions”, but not including a “file name extension” as defined therein. The algorithmic model is responsible for using BCI ID as the base name string for any data files that the model creates, either for use as temporary storage or for recording output data in accordance with the BCI Protocol. File names created by the algorithmic model from BCI ID shall also conform to Paragraph 3, the rules in Section 3.

The use of BCI ID helps guarantee that multiple channels do not mix up data as a result of collisions between temporary or permanent file names. It is The EDA tool’s responsibility to ensure that BCI ID represents a valid “namespace”, that is any conforming file name that can be created by the algorithmic model from BCI ID will not unintentionally match a file name already reserved for other use. All model instances in a channel between and including the upstream Tx and downstream Rx shall share a unique BCI ID set which directs them to the same namespace in the same directory. Each concurrent channel (as in a crosstalk simulation) has its own BCI ID set.

Usage Rules: To access a file within the namespace using BCI ID, the executable model should create a file name by creating a string consisting of the value of BCI ID appended with additional characters as specified in BCI Protocol to create the complete name of the file—file. If the EDA tool uses BCI ID to specify a namespace in a directory other than the current working directory, the directory must exist and be read/write accessible to the executable models. If the executable models in a channel do not share the same working directory, this may require the EDA tool to provide different paths in each model’s BCI ID to direct them to the same namespace.

BCI ID must be present if BCI Protocol is present. BCI ID must be absent if BCI Protocol is absent.

Other Notes: A BCI Protocol may define one, two (e.g., one per direction) or any number of BCI message files with the same BCI ID prefix to be used by the channel Tx and Rx executable models to support the required back-channel optimization.

Example:

```
(BCI ID (Usage In) (Type String) (Value "dll scratch dir/channell")
 (Description "Models may create/read/write/delete files in
 'dll scratch dir' with names beginning with 'channell'"))
```

Parameter: **BCI State**

Required: No, and illegal before AMI Version 7.0

Formatted: Space After: 4 pt

Formatted: Space Before: 0 pt, After: 4 pt

Formatted: Example text, Pattern: Clear

Formatted: Space Before: 0 pt, After: 4 pt

Formatted: Centered

Direction: Rx, Tx

Descriptors:

Usage: InOut
Type: String
Format: List -("Off" "Training" "Converged" "Failed" "Error")
Default: <string literal>
Description: <string>

Definition: The user sets the value of BCI_State to either "Off" or "Training" on the calls to the Tx and Rx AMI_Init. The values of BCI_State sent to the Tx and Rx executable models shall be the same for both the Tx and Rx AMI_Init.11

Usage Rules: If the BCI_State is "Off" on the calls to Tx and Rx AMI_Init, both the Tx and Rx executable models will not read or generate files in the BCI_ID namespace. The values of BCI_Protocol, BCI_Message_Interval_UI or BCI_Training_UI shall be ignored by the executable models. Executable models receiving BCI_State "Off" and subsequently returning BCI_State shall return BCI_State "Off".

If the BCI_State is "Training" on the calls to Tx and Rx AMI_Init, both the Tx and Rx executable models will read and/or write files in the BCI_ID namespace per the BCI_Protocol. The values of BCI_Protocol, BCI_ID, BCI_Message_Interval_UI and BCI_Training_UI are required. The Rx AMI_GetWave calls shall return a value in BCI_State of either "Training", "Converged", "Failed" or "Error". If the Tx AMI_GetWave returns a value in BCI_State, it shall also be either "Training", "Converged", "Failed" or "Error"; "Training", "Converged", and "Failed" should reflect the Rx state per the BCI_Protocol.

The EDA tool shall consider the value of BCI_State returned by the terminating Rx executable model to be the definitive BCI_Protocol training state. However, any executable model in the channel, upon returning a BCI_State value of "Error", may thereby signal that a BCI_Protocol has failed due to a mis-communication under the BCI_Protocol.

If the returned value is "Training", then the Tx and Rx AMI_GetWave will continue to read and/or modify BCI_ID files per the BCI_Protocol.

If the returned value is "Converged", then the Tx and Rx AMI_GetWave may continue to read and/or modify the BCI_ID files per the BCI_Protocol. However, it is implied that no further adaptation is performed under the BCI_Protocol and the EDA tool may complete the simulation/analysis starting with this waveform.

If the returned value is "Failed" the Rx AMI_GetWave function indicates a condition that it was not able to converge in its search algorithm. Then the Tx and Rx AMI_GetWave may continue to read and/or modify the BCI_ID files per the BCI_Protocol. However, it is implied that no further adaptation is performed under the BCI_Protocol and the EDA tool may complete the simulation/analysis starting with this waveform.

If the returned Tx or Rx value is "Error", the executable model indicating "Error" is unable to understand the messages according to the BCI_Protocol. The Tx and/or Rx AMI_GetWave will stop reading and/or modifying the BCI_ID files. The EDA tool may communicate a protocol error to the user and complete the simulation/analysis starting with this waveform.

BCI_State must be present if BCI_Protocol is present. BCI_State must be absent if BCI_Protocol is absent.

Formatted: Space After: 4 pt

Formatted: Centered

Other Notes: Training and co-optimization is done by Rx models using one or more Tx equalization exploration algorithms. The Rx model may have Model Specific parameters that allow the user to choose which exploration algorithm to use.

During “Training”, the EDA tool may supply a “training” stimulus pattern defined by the user. While not required, the Back-Channel Interface Protocol will likely specify the pattern that should be used.

Example:

```
(BCI_State (Usage InOut) (Type String)
(List "Off" "Training" "Converged" "Failed" "Error"))
```

Parameter: **BCI Message Interval UI**

Required: No, and illegal before AMI Version 7.0

Direction: Rx

Descriptors:

Usage: Info
 Type: Integer
 Format: Value
 Default: <numeric literal>
 Description: <string >

Definition: This Rx parameter tells the EDA tool the ideal number of UI the model and protocol desire between messaging opportunities.

Usage Rules: BCI Message Interval UI may be used by the EDA tool to manage AMI GetWave block size to provide better synchronization between the times a model has a message to send and the actual timing of the AMI GetWave block boundaries when messaging may occur.

BCI Message Interval UI must be present if BCI Protocol is present. BCI Message Interval UI must be absent if BCI Protocol is absent.

Other Notes: This parameter allows a BCI Protocol to define the number of training bits (“dwell time”) between BCI messages, which necessarily must occur at most once per AMI GetWave call. Protocols and models implementing them should not expect AMI GetWave boundaries to occur precisely when a message (e. g. for a Tx adaptation) is ready to be sent. Adaptation engines within the models must therefore be capable of performing correctly without regard to the actual AMI GetWave block size the EDA tool chooses.

Note that if an adaptation message is ready early in an AMI GetWave block the adaptation engine must wait for the message to be sent and effected before it can begin to acquire information associated with performance at the new settings to determine the next adaptation. This means the adaptation process is interrupted for the remainder of the AMI GetWave block, adding to the overall number of UI that must be processed in the time-domain simulation to complete adaptation. The model maker/protocol designer should choose a value of BCI Message Interval UI that is slightly larger than the smallest number of training UI required per adaptation.

To ensure good messaging efficiency, the EDA tool should consider choosing an AMI Getwave block size such that either a single AMI GetWave block or some number of concatenated

- Formatted: Example text
- Formatted: Font: Not Bold
- Formatted: Font: (Default) Courier New, 10 pt, (Asian) Chinese (PRC), (Other) English (United States)
- Formatted: Font: (Default) Courier New, 10 pt, (Asian) Chinese (PRC), (Other) English (United States)
- Formatted: Font: (Default) Courier New, 10 pt, (Asian) Chinese (PRC), (Other) English (United States)
- Formatted: Font: (Default) Courier New, 10 pt, (Asian) Chinese (PRC), (Other) English (United States)
- Formatted: Font: (Default) Courier New, 10 pt, (Asian) Chinese (PRC), (Other) English (United States)
- Formatted: Font: (Default) Courier New, 10 pt, (Asian) Chinese (PRC), (Other) English (United States)
- Formatted: Font: (Default) Courier New, 10 pt, (Asian) Chinese (PRC), (Other) English (United States)
- Formatted: Font: (Default) Courier New, 10 pt, (Asian) Chinese (PRC), (Other) English (United States)
- Formatted: Font: (Default) Times New Roman, 12 pt

Formatted: Centered

AMI_GetWave blocks spans a number of UI equal to or slightly larger than BCI Message Interval UI.

Example:

```
(BCI Message Interval UI (Usage Info) (Type Integer) (Value 2048)
  (Description "Training requires at least 2000 UI per adaptation message")
```

Formatted: Font: (Default) Times New Roman, 12 pt

Parameter: **BCI Training UI**

Required: No, and illegal before AMI Version 7.0

Direction: Rx

Descriptors:

```
Usage: In
Type: Integer
Format: Value
Default: <numeric literal>
Description: <string>
```

Definition: Tells the EDA tool how long the time variant model may take to complete training.

Usage Rules: This parameter is meant for Rx models that support BCI Training. The value in this field tells the EDA tool and the Rx AMI_GetWave function how many bits of the AMI_GetWave output should be reserved for training.

BCI Training UI should be at least twice the value of BCI Message Interval UI to ensure at least one adaptation message can be prepared and delivered.

BCI Training UI must be present if BCI Protocol is present. BCI Training UI must be absent if BCI Protocol is absent.

Other Notes: The EDA tool may use BCI Training UI to terminate an AMI_GetWave simulation due to apparent lack of completion of adaptation.

If an EDA tool does not use BCI Training UI or BCI State to determine when it can start analysis of the optimized waveform generated by the Rx AMI_GetWave, the user (or .ami file) should set Ignore Bits to the same value as BCI Training UI.

Adaptation messages must occur at AMI_GetWave block boundaries. Inefficiencies due to mismatch between the time an adaptation is available and the AMI_Getwave boundary when the change can actually be communicated and effected will increase the number of UI which adaptation will require. To ensure the EDA tool does not prematurely "time out" an adaptation due to this effect, the value of BCI Training UI should be large enough to account for this. A factor of 2 will generally ensure that any EDA-tool-determined AMI_GetWave block size less than BCI Message Interval UI will still allow adaptation to complete before the simulation time reaches BCI Training UI.

Examples:

```
(BCI Training UI (Usage In) (Type Integer) (Value 100000)
  (Description "BCI training may require 100000 UI")
```

Formatted: Font: (Default) Times New Roman, 12 pt

Formatted: Centered

~~4.1.1~~

Formatted: Heading 3

~~4.1.1~~

~~4.1.1 SUMMARY TABLES FOR USAGE, TYPE AND FORMAT~~

~~4.1.1~~

Formatted: Heading 3

~~4.1.1 TABLE YY1 GENERAL RULES AND ALLOWABLE USAGE FOR GENERAL RESERVED PARAMETERS~~

Formatted: Heading 3, Space After: 0 pt, Don't keep with next

~~4.1.1~~

Formatted: Heading 3, Space After: 0 pt

~~4.1.1 ILLEGAL FOR AMI VERSION 6.0 AND EARLIER~~

Formatted: Heading 3, Space After: 0 pt, No bullets or numbering

~~4.1.1~~

Formatted: Heading 3, Space After: 0 pt, Don't keep with next

~~4.1.1 TABLE YY2 ALLOWABLE DATA TYPES FOR GENERAL RESERVED PARAMETERS~~

~~4.1.1~~

Formatted: Heading 3, Space After: 0 pt, Adjust space between Latin and Asian text, Adjust space between Asian text and numbers

~~4.1.1~~

Formatted: Heading 3, Space After: 0 pt

~~4.1.1 TABLE YY3 ALLOWABLE DATA FORMATS FOR GENERAL RESERVED PARAMETERS~~

Formatted: Heading 3, Space After: 0 pt, Don't keep with next

~~4.1.1~~

Formatted: Heading 3

10.9.1 TRAINING/ANALYSIS FLOW FOR CHANNELS WITH NO REPEATER

Formatted: Heading 3, Left, Space After: 0 pt

The EDA tool shall make the following calls to the Tx and Rx AMI_Init, AMI_Init-and AMI_GetWave functions:

1. Tx AMI_Init is called with

- a. (BCI_State "Training") (BCI_Protocol "<name>") (BCI_ID-<"my_ID"> "
- b. If the Tx executable model does not implement the BCI_Protocol, it returns "Error" in BCI_State.
- c. The Tx may write a message file in the BCI_ID namespace under BCI_Protocol.

2. Rx AMI_Init is called with

- a. (BCI_State "Training") (BCI_Protocol "<name>") (BCI_ID-<"my_ID"> ") (BCI_Training_UI <# Training Bits>)
- b. If the Rx executable model does not implement BCI_Protocol, it returns "Error" in BCI_State.

Formatted: Centered

- c. The Rx may read, write, modify and/or delete message files in the BCI_ID namespace under BCI_Protocol.
- 3. Tx AMI_GetWave is called with the stimulus pattern. The Tx may read, write, modify and/or delete message files in BCI_namespace under BCI_Protocol.
- 4. Rx AMI_GetWave is called with the waveform output of Tx AMI_GetWave convolved with the impulse response of the channel. The Rx may read, write, modify and/or delete message files under BCI_Protocol.
- 5. Steps 3 and 4 are repeated until the EDA tool stops the simulation.
 - a. The EDA tool should start processing the output of Rx AMI_GetWave after Ignore_Bits and either:
 - after BCI_Training_UI, or
 - when the Rx AMI_GetWave function returns BCI_State “Converged” or “Failed” or either the Tx or Rx executable model returns “Error”.

Note that the EDA tool does not need to perform any operations specifically assisting the BCI communication between the Tx and the Rx executable models beyond passing the BCI parameters to both executable models on AMI_Init.

10.9.2 TRAINING/ANALYSIS FLOW FOR CHANNELS WITH ONE REPEATER

The EDA tool shall make the following calls to the Upstream Tx, Repeater Rx, Repeater Tx, Downstream Rx AMI_Init, AMI_Init-and AMI_GetWave functions:

- 1. Upstream Tx AMI_Init is called with
 - a. (BCI_State “Training”) (BCI_Protocol “<name>”) (BCI_ “<my_ID>”)
 - b. If the executable model does not implement the BCI_Protocol, it returns “Error” in BCI_State.
 - c. The executable model may write a message file in the BCI_ID namespace under BCI_Protocol.
- 2. Repeater Rx AMI_Init is called with
 - a. (BCI_State “Training”) (BCI_Protocol “<name>”) (BCI_ID “<my_ID>”)
 - b. If the executable model does not implement the BCI_Protocol, it returns “Error” in BCI_State.
 - c. The executable model may read, write, modify and/or delete message files in the BCI_ID namespace under BCI_Protocol.
- 3. Repeater Tx AMI_Init is called with
 - a. (BCI_State “Training”) (BCI_Protocol “<name>”) (BCI_ID “<my_ID>”)
 - b. If the executable model does not implement the BCI_Protocol, it returns “Error” in BCI_State

Formatted: Heading 3, Left, Space After: 0 pt

Formatted: Centered

c. The executable model may read, write, modify and/or delete message files in the BCI_ID namespace under BCI_Protocol.

4. Downstream Rx AMI_Init is called with

a. (BCI_State "Training") (BCI_Protocol "<name>") (BCI_ID "<my_ID>") (BCI_Training_UI <# Training Bits>)

b. If the executable model does not implement the BCI_Protocol, it returns "Error" in BCI_State

c. The executable model may read, write, modify and/or delete message files in the BCI_ID namespace under BCI_Protocol.

5. Upstream Tx AMI_GetWave is called with the stimulus pattern. The executable model may read, write, modify and/or delete message files in the BCI_ID namespace under BCI_Protocol.

6. Repeater Rx AMI_GetWave is called with the waveform output of the Upstream Tx AMI_GetWave modified by the Upstream Channel Impulse Response. The executable model may read, write, modify and/or delete message files in the BCI_ID namespace under BCI_Protocol.

7. Repeater Tx AMI_GetWave is called with the waveform output of the Repeater Rx AMI_GetWave. The executable model may read, write, modify and/or delete message files in the BCI_ID namespace under BCI_Protocol.

8. Downstream Rx AMI_GetWave is called with the waveform output of the Repeater Tx AMI_GetWave modified by the Downstream Channel Impulse Response. The executable model may read, write, modify and/or delete message files in the BCI_ID namespace under BCI_Protocol

9. Steps 5 through 8 are repeated until the EDA tool stops the simulation.

a. The EDA tool should start processing the output of Rx AMI_GetWave after Ignore_Bits and either:

after BCI_Training_UI, or

when the downstream Rx AMI_GetWave function returns BCI_State "Converged" or "Failed" or any executable model in the channel returns "Error".

Note that it is the responsibility of the BCI_Protocol to define the BCI message files and contents therein so that each executable model in the channel can determine its role/position in the channel optimization.

10.9.3 SUMMARY TABLES FOR USAGE, TYPE AND FORMAT

Table 33333333YY1 – General Rules and Allowable Usage for General BCI Reserved Parameters

Reserved Parameter	General Rules		Allowable Usage				
	Required	Default ^{2,4}	Info	In	Out	Dep ¹	InOut
BCI Message Interval UI	Yes ³ No, Yes if BCI Protocol is present	--	X				
BCI ID	No, Yes if BCI Protocol is present Yes ³	--		X			
BCI Protocol	No, Yes to support BCI protocol	= Undefined None		X			
BCI State	Yes ³ No, Yes if BCI Protocol is present	--					X
BCI Training UI	Yes ³ No, Yes if BCI Protocol is present	--		X			

Notes:

- 1) Illegal for AMI Version 6.0 and earlier
- 2) "Default" in this context means "behavior if Reserved Parameter is absent"
- 3) Required if BCI Protocol is present
- "-" means that an entry must be provided if the parameter is present; no default is assumed or permitted
- 4) _

- Illegal for AMI Version 6.0 and earlier
- "Default" in this context means "behavior if Reserved Parameter is absent"
- Required if BCI Protocol is present
- "None" means "None Defined" means that an entry must be provided if the parameter is present; no default is assumed or permitted

Table 34 Table YY2 – Allowable Data Types for General BCI Reserved Parameters

Reserved Parameter	Data Type				
	Float	UI	Integer	String	Boolean
BCI Message Interval UI			X		

Formatted: Table Caption, Space After: 0 pt, Don't keep with next

Formatted Table

Formatted: Superscript

Formatted: Superscript

Formatted: Left

Formatted: List Paragraph, Left, Space After: 0 pt, Numbered + Level: 1 + Numbering Style: 1, 2, 3, ... + Start at: 1 + Alignment: Left + Aligned at: 0.25" + Indent at: 0.5"

Formatted: Space After: 0 pt, Add space between paragraphs of the same style

Formatted: Table Caption, Space After: 0 pt, Don't keep with next

Formatted Table

Formatted: Centered

<u>Reserved Parameter</u>	<u>Data Type</u>				
	<u>Float</u>	<u>UI</u>	<u>Integer</u>	<u>String</u>	<u>Boolean</u>
<u>BCI_ID</u>				<u>X</u>	
<u>BCI_Protocol</u>				<u>X</u>	
<u>BCI_State</u>				<u>X</u>	
<u>BCI_Training_UI</u>			<u>X</u>		

Formatted Table

Table 35 Table YY3 – Allowable Data Formats for General BCI Reserved Parameters

Formatted: Table Caption, Space After: 0 pt, Don't keep with next

<u>Reserved Parameter</u>	<u>Data Format</u>									
	<u>Value</u>	<u>Range</u>	<u>Corner</u>	<u>List</u>	<u>Increment</u>	<u>Steps</u>	<u>Gaussian</u>	<u>Dual-Dirac</u>	<u>DiRi</u>	<u>Table</u>
<u>BCI Message Interval UI</u>	<u>X</u>									
<u>BCI_ID</u>	<u>X</u>									
<u>BCI_Protocol</u>	<u>X</u>			<u>X</u>						
<u>BCI_State</u>				<u>X</u>						
<u>BCI_Training_UI</u>	<u>X</u>									

Formatted: Font: 12 pt

Formatted Table

Formatted: Indent: Left: 0.08", Right: 0.08"

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Centered

10.10 ALTERNATIVE ALTERNATIVE AMI ANALOG ANALOG BUFFER BUFFER MODELING MODELING

This section discusses an alternative analog buffer modeling technique, specifically designed for AMI applications. The approach uses 4-port analog circuit data provided in a Touchstone file specified by the AMI parameter named Ts4file. (Note: Ts4file implies a restricted Touchstone format, where the number of ports is four and the port numbering is predefined.)

10.10.1 TRANSMITTER TRANSMITTER ANALOG ANALOG CIRCUIT CIRCUIT




Figure 42 – Transmitter Analog Circuit

Fig xxx Transmitter Analog Circuit

For logic level 1, $V_p = T_x \cdot V / 2$ and $V_n = -T_x \cdot V / 2$, where $T_x \cdot V$ is a reserved parameter (defined below). For logic level 0, $V_p = -T_x \cdot V / 2$ and $V_n = T_x \cdot V / 2$. The ideal step stimulus is a differential voltage waveform $V_p - V_n$ when the logic level is switched from 0 to 1. This may be used to determine the impulse response needed for the AMI flow. For Tx models that have the reserved parameter Ts4file, the reserved parameter $T_x \cdot V$ is required and the reserved parameter $T_x \cdot R$ is optional (default is 0.0 Ohms). For a Tx buffer, the transmitter circuit defines the analog buffer model between the zero-impedance stimulus input voltage source and the buffer terminals.

Ports 1, 2, 3 and 4 of the 4-port network are between the nodes 1, 2, 3 and 4 and the common reference node Ref, respectively. Ports 1 and 3 are at the stimulus source side, and ports 2 and 4 are the transmitter analog buffer model's output. Furthermore, ports 1 and 2 correspond to the non-inverting signal path and ports 3 and 4 to the inverting signal path. The reference node, represented by the triangle reference symbol in Figure 42 the above figure, is the reference node A_gnd as defined in this specification.

Formatted: Heading 2

Formatted: Heading 3

Formatted: Centered, Keep with next

Formatted: Figure caption

Formatted: Left

Formatted: Space After: 4 pt

Formatted: Centered

10.10.2 RECEIVER RECEIVER ANALOG ANALOG CIRCUIT




Figure 43 – Receiver Analog Circuit

Fig xxx Receiver Analog Circuit

Ports 1, 2, 3 and 4 of the 4-port network are between the nodes 1, 2, 3 and 4 and the common reference node Ref, respectively. Ports 1 and 3 are the receiver analog buffer model's input, and the waveforms at ports 2 and 4 are the differential input of the Rx algorithmic model. Furthermore, ports 1 and 2 correspond to the non-inverting signal path and ports 3 and 4 to the inverting signal path. The reference node, represented by the triangle reference symbol in Figure 43 the above figure is the reference node A_gnd as defined in this specification. For Rx models that have the reserved parameter Ts4file, the reserved parameter Rx_R is optional (default is open circuit). For an Rx buffer, the receiver circuit defines the analog buffer model between the buffer terminals and the high impedance input of the Rx Algorithmic model.

By definition, the placement of the Ts4file information within .ami files makes the Ts4file data exclusively limited to AMI applications. If the same electrical behavior is desired for non-AMI applications of the same IBIS model (the one referencing the Algorithmic Model) the model maker can optionally provide an equivalent description using the [External Model] keyword. However, the latter is not needed if the model is intended for AMI applications only.

Formatted: Heading 3, Don't keep with next

Formatted: Centered, Keep with next

Formatted: Figure caption

Formatted: Space After: 4 pt

Formatted: Centered

10.10.3 RESERVED PARAMETER DEFINITIONS

Formatted: Heading 3

Parameter: Ts4file

Required: No

Direction: FRx, RTx

Descriptors:

Usage: Info, Dep

Type: String

Format: Value, List, Corner

Default: <string literal>

Description: <string>

Definition: This parameter provides the file reference for a 4-port Touchstone file to be used in the Analog Circuit. See the Analog Circuit definitions above for the port order associated with the Touchstone file data.

Formatted: Space After: 4 pt

Example:

(Ts4file (Usage Info) (Type String) (Corner "typ.s4p" "min.s4p" "max.s4p"))

Formatted: Font: (Default) Courier New, 10 pt, (Asian) Chinese (PRC), (Other) English (United States)

Formatted: Font: (Default) Courier New, 10 pt, (Asian) Chinese (PRC), (Other) English (United States)

Formatted: Font: (Default) Courier New, 10 pt, (Asian) Chinese (PRC), (Other) English (United States)

Formatted: Font: (Default) Courier New, 10 pt, (Asian) Chinese (PRC), (Other) English (United States)

Formatted: Font: (Default) Courier New, 10 pt, (Asian) Chinese (PRC), (Other) English (United States)

Formatted: Font: (Default) Courier New, 10 pt, (Asian) Chinese (PRC), (Other) English (United States)

Formatted: Font: (Default) Times New Roman, 12 pt

Parameter: Tx V

Required: Yes, if the .ami file is defined for the Tx direction and Ts4file parameter is defined. Illegal otherwise.

Direction: Tx

Descriptors:

Usage: Info, Dep

Type: Float

Format: Value, List, Corner, Range, Increment, Steps

Default: <numeric literal>

Description: <string>

Definition: This parameter defines the voltage swing of the stimulus input to the transmitter circuit.

Formatted: Space After: 4 pt

Example:

(Tx V (Usage Info) (Type Float) (Range 1.0 0.5 1.0))

Formatted: Font: (Default) Times New Roman, 12 pt

Formatted: Centered

Parameter: Tx R

Required: No, illegal if parameter **Ts4file** is not defined.

Direction: Tx

Descriptors:

Usage: Info, Dep

Type: Float

Format: Value, List, Corner, Range, Increment, Steps

Default: <numeric_literal>

Description: <string>

Definition: This parameter is optional and defines the value Tx R in ohms of the series resistors shown in the Fig. ~~Figure 42~~XX. It can only be present if the .ami file is defined for the Tx direction. If this parameter is not present in the .ami file, the value of Tx R defaults to zero.

Formatted: Space After: 4 pt

Example:

(Tx R (Usage Info) (Type Float) (Value 0.0))

Formatted: Font: (Default) Times New Roman, 12 pt

Parameter: Rx R

Required: No, illegal if parameter **Ts4file** is not defined.

Direction: Rx

Descriptors:

Usage: Info, Dep

Type: Float

Format: Value, List, Corner, Range, Increment, Steps

Default: <numeric_literal>

Description: <string>

Definition: This parameter is optional and defines the value of Rx R in ohms of the resistors shown in ~~Figure 43~~Fig. XX. It can only be present if the .ami file is defined for the Rx direction. If this parameter is not present in the .ami file, the value of Rx R defaults to infinity, or a reasonable approximation thereof.

Formatted: Space After: 4 pt

Example:

(Rx R (Usage Info) (Type Float) (Value 1.0e6))

10.10.4 SUMMARY TABLES FOR USAGE, TYPE AND FORMAT

Formatted: Centered

Table YY1 – General Rules and Allowable Usage for General Reserved Parameters

<u>Reserved Parameter</u>	<u>General Rules</u>		<u>Allowable Usage</u>				
	<u>Required</u>	<u>Default</u>	<u>Info</u>	<u>In</u>	<u>Out</u>	<u>Dep[†]</u>	<u>InOut</u>
<u>BCI Message Interval UI</u>	No, Yes if <u>BCI Protocol is present</u>	=	<u>X</u>				
<u>BCI ID</u>	No, Yes if <u>BCI Protocol is present</u>	=		<u>X</u>			
<u>BCI Protocol</u>	No, Yes to <u>support BCI protocol</u>	=		<u>X</u>			
<u>BCI State</u>	No, Yes if <u>BCI Protocol is present</u>	=					<u>X</u>
<u>BCI Training UI</u>	No, Yes if <u>BCI Protocol is present</u>	=		<u>X</u>			

Formatted Table

— Illegal for AML Version 6.0 and earlier

Table YY2 – Allowable Data Types for General Reserved Parameters

<u>Reserved Parameter</u>	<u>Data Type</u>				
	<u>Float</u>	<u>UI</u>	<u>Integer</u>	<u>String</u>	<u>Boolean</u>
<u>BCI Message Interval UI</u>			<u>X</u>		
<u>BCI ID</u>				<u>X</u>	
<u>BCI Protocol</u>				<u>X</u>	
<u>BCI State</u>				<u>X</u>	
<u>BCI Training UI</u>			<u>X</u>		

Formatted Table

Table YY3 – Allowable Data Formats for General Reserved Parameters

<u>Reserved Parameter</u>	<u>Data Format</u>									
	<u>Value</u>	<u>Range</u>	<u>Corner</u>	<u>List</u>	<u>Increment</u>	<u>Steps</u>	<u>Gaussian</u>	<u>Dual-Dirac</u>	<u>Diri</u>	<u>Table</u>
<u>BCI Message Interval UI</u>	<u>X</u>									
<u>BCI ID</u>	<u>X</u>									
<u>BCI Protocol</u>	<u>X</u>			<u>X</u>						

Formatted: Centered

Reserved Parameter	Data Format									
	Value	Range	Corner	List	Increment	Steps	Gaussian	Dual-Dirac	DiRi	Table
BCI_State				X						
BCI_Training_UI	X									

Table 3636363633 – General Rules and Allowable Usage for General-Alternative Analog Modeling Reserved Parameters

Reserved Parameter	General Rules		Allowable Usage				
	Required	Default ^{2,4}	Info	In	Out	Dep ¹	InOut
Ts4file	No	Undefined- =	X			X	
Tx_V	Yes ³ Yes/ No, if and only if Ts4file is present	--	X			X	
Tx_R	No	0	X			X	
Rx_R	No	Infinity	X			X	

Notes:

- 1) Illegal for AMI Version 6.0 and earlier.
- 2) “Default” in this context means “behavior if Reserved Parameter is absent”.
- 3) Required if Ts4file is present for a Tx model.
—“--” means that an entry must be provided if the parameter is present; no default is assumed or permitted.
- 4) _

Illegal for AMI Version 6.0 and earlier

“Default” in this context means “behavior if Reserved Parameter is absent”

Required if Ts4file is present for a Tx model

“--” means that an entry must be provided if the parameter is present; no default is assumed or permitted

Table 3737373734 – Allowable Data Types for General-Alternative Analog Modeling Reserved Parameters

Reserved Parameter	Data Type				
	Float	UI	Integer	String	Boolean
Ts4file				X	

Formatted Table
Formatted: Superscript

Formatted: List Paragraph, Numbered + Level: 1 + Numbering Style: 1, 2, 3, ... + Start at: 1 + Alignment: Left + Aligned at: 0.25" + Indent at: 0.5"
Formatted: Normal

Formatted Table

Formatted: Centered

<u>Reserved Parameter</u>	<u>Data Type</u>				
	<u>Float</u>	<u>UI</u>	<u>Integer</u>	<u>String</u>	<u>Boolean</u>
<u>Tx_V</u>	X				
<u>Tx_R</u>	X				
<u>Rx_R</u>	X				

Formatted Table

Table 3838383835 – Allowable Data Formats for General Alternative Analog Modeling Reserved Parameters

<u>Reserved Parameter</u>	<u>Data Format</u>									
	<u>Value</u>	<u>Range</u>	<u>Corner</u>	<u>List</u>	<u>Increment</u>	<u>Steps</u>	<u>Gaussian</u>	<u>Dual-Dirac</u>	<u>Diri</u>	<u>Table</u>
<u>Ts4file</u>	X		X	X						
<u>Tx_V</u>	X	X	X	X	X	X				
<u>Tx_R</u>	X	X	X	X	X	X				
<u>Rx_R</u>	X	X	X	X	X	X				

- Formatted: Font: 12 pt
- Formatted Table
- Formatted: Indent: Left: 0.08", Right: 0.08"
- Formatted: Font: 12 pt
- Formatted: Font: 12 pt
- Formatted: Font: 12 pt
- Formatted: Font: 12 pt
- Formatted: Font: 12 pt

Formatted: Centered

10.11 MODEL SPECIFIC PARAMETERS

The following section describes the Model Specific (user-defined) Parameters. The model maker can specify any number of Model Specific Parameters for their model. The Model Specific Parameter branch shall begin with the reserved words "Model Specific".

Example:

```
(Model Specific
  (CTLE
    (Description "CTLE consists of two selectable sets of Poles and Zeros")
    (Row (Range 0 0 1) (Type Integer) (Usage InOut) (Description "Two
CTLEs"))
      (Poles (Usage In) (Description "CTLE Poles")
        (Type Integer Float Float Float Float Float))
        (Table
          (Labels "Row" "Real 1" "Imag 1" "Real 2" "Imag 2" "Real 3" "Imag 3")
          (0 -3.06e+9 9.94e+9 -2.91e+9 5.94e+9 -1.36e+9 0.0)
          (1 -1.03e+10 0.0 -4.21e+9 5.42e+9 0.0 0.0)
        )
      )
      (Zeros (Usage In) (Description "CTLE Zeros")
        (Type Integer Float Float Float Float))
        (Table
          (Labels "Row" "Real 1" "Imag 1" "Real 2" "Imag 2")
          (0 -3.62e+9 0.0 -2.33e+9 6.68e+9)
          (1 -2.93e+9 1.10e+9 0.0 0.0)
        )
      )
    )
  )
)
```

Formatted: Heading 2, Space After: 0 pt

10.11.1 TAPPED DELAY LINE EXAMPLE

A tapped delay line can be described by creating a separate parameter for each tap weight and grouping all the tap weights for a given tapped delay line in a single parameter group which is given the name of the tapped delay line. If, in addition, the individual tap weights are each given a name which is their tap number (i.e., "-1" is the name of the first precursor tap, "0" is the name of the main tap, "1" is the name of the first postcursor tap, etc.) and the tap weights are declared to be of type Tap, then the EDA tool can assume that the individual parameters are tap weights in a tapped delay line, and use that assumption to perform tasks such as optimization. The model developer is responsible for choosing whether or not to follow this convention.

The type Tap implies that the parameter takes on floating point values. Note that if the type Tap is used and the parameter name is not a number, this is an error condition for which EDA tool behavior is not specified.

Example:

```
(mySampleAMI | AMI parameter definition root name
  (Description "Sample AMI File")
  (Reserved Parameters | Required heading
    (AMI Version (Usage Info) (Type String) (Value "7.0")
```

Formatted: Space After: 0 pt

Formatted: Heading 3, Space After: 0 pt

Formatted: Centered

```

(Description "Valid for AMI Version 5.1 and above"))
(Ignore Bits (Usage Info) (Type Integer) (Value 21)
(Description "Ignore 21 Bits"))
(Max Init Aggressors (Usage Info) (Type Integer) (Value 25))
(Init Returns Impulse (Usage Info) (Type Boolean) (Value True))
(GetWave Exists (Usage Info) (Type Boolean) (Value True))
) | End Reserved Parameters

(Model Specific | Required heading
(txtaps
(-2 (Usage InOut) (Type Tap) (Range 0.1 -0.1 0.2)
(Description "Second Precursor Tap"))
(-1 (Usage InOut) (Type Tap) (Range 0.2 -0.4 0.4)
(Description "First Precursor Tap"))
(0 (Usage InOut) (Type Tap) (Range 1 0.4 1)
(Description "Main Tap"))
(1 (Usage InOut) (Type Tap) (Range 0.2 -0.4 0.4)
(Description "First Postcursor Tap"))
(2 (Usage InOut) (Type Tap) (Range 0.1 -0.1 0.2)
(Description "Second Postcursor Tap"))
) | End txtaps
) | End Model Specific
) | End mySampleAMI

```

~~10.910.12 RESERVED-RESERVEDESERVED PARAMETER~~
~~PARAMETERPARAMETER AND ANDAND DATA DATADATA TYPE-TYPEYPE~~
~~RULE-RULEULE SUMMARY-SUMMARYUMMARY TABLESTABLESABLES~~

The tables below summarize the supporting versions and valid combinations of AMI Reserved Parameters, defaults, data Types and data Formats.

~~Table 39 Table 33-36~~ Reserved Parameters and Supported AMI Versions

Reserved Parameter	First Supported AMI Version
AMI_Version	Required in 5.1 and later
BCI_ID	7.0
BCI Message Interval UI	7.0
BCI Protocol	7.0
BCI State	7.0
BCI Training UI	7.0
DLL_ID	6.0
DLL_Path	6.0
GetWave_Exists	Implicit 5.0
Ignore_Bits	Implicit 5.0
Init_Returns_Impulse	Implicit 5.0
Max_Init_Aggressors	Implicit 5.0
Model_Name	6.1
Modulation	6.1
PAM4_Mapping	6.1
PAM4_CenterEyeOffset	6.1
PAM4_CenterThreshold	6.1
PAM4_LowerEyeOffset	6.1
PAM4_LowerThreshold	6.1
PAM4_Mapping	6.1
PAM4_UpperEyeOffset	6.1
PAM4_UpperThreshold	6.1
Repeater_Type	6.0
Resolve_Exists	6.1
Rx_Clock_PDF	Implicit 5.0
Rx_Clock_Recovery_DCD	6.0
Rx_Clock_Recovery_Dj	6.0
Rx_Clock_Recovery_Mean	6.0

Formatted Table

Formatted: Centered

Reserved Parameter	First Supported AMI_Version
Rx_Clock_Recovery_Rj	6.0
Rx_Clock_Recovery_Sj	6.0
Rx_DCD	6.0
Rx_Dj	6.0
<u>Rx_GaussianNoise</u>	<u>7.0</u>
Rx_Noise	6.0
<u>Rx_GaussianNoise</u>	<u>7.0</u>
<u>Rx_UniformNoise</u>	<u>7.0</u>
<u>Rx_R</u>	<u>7.0</u>
Rx_Receiver_Sensitivity	Implicit 5.0
Rx_Rj	6.0
Rx_Sj	6.0
<u>Rx_UniformNoise</u>	<u>7.0</u>
<u>Special Param Names</u>	<u>7.0</u>
Supporting_Files	6.0
<u>Ts4file</u>	<u>7.0</u>
Tx_DCD	Implicit 5.0
Tx_Dj	6.0
Tx_Jitter	Implicit 5.0
<u>Tx_R</u>	<u>7.0</u>
Tx_Rj	6.0
Tx_Sj	6.0
Tx_Sj_Frequency	6.0
<u>Tx_V</u>	<u>7.0</u>
Use_Init_Output	Implicit 5.0, illegal in 5.1 and later

Formatted Table

Table 404040404034 – General Rules and Allowable Usage for Reserved Parameters

Reserved Parameter	General Rules		Allowable Usage				
	Required	Default ^{2,6}	Info	In	Out	Dep ¹	InOut
AMI_Version	Yes	--	X				
<u>BCI ID</u>	<u>No, Yes,</u> <u>if</u> <u>BCI Prot</u> <u>ool is</u> <u>presentYe</u> <u>s³</u>	--	<u>X</u>				

Formatted: Left

Formatted Table

Formatted: Superscript

Formatted: Superscript

Formatted: Centered

Reserved Parameter	General Rules		Allowable Usage				
	Required	Default ^{2,6}	Info	In	Out	Dep ¹	InOut
<u>BCI_Message_Interval_UI</u>	No Yes ³ if <u>BCI_Protocol</u> is present	==		X			
<u>BCI_Protocol</u>	No , Yes to support <u>BCI</u> <u>protocol</u>	= None Undefined		X			
<u>BCI_State</u>	Yes ³ Yes if <u>BCI_Protocol</u> is present	==					X
<u>BCI_Training_UI</u>	Yes ³ Yes if <u>BCI_Protocol</u> is present	==		X			
DLL_ID	No	Undefined None DLL_ID		X			
DLL_Path	No	Undefined No DLL_Path		X			
GetWave_Exists	Yes	--	X				
Ignore_Bits	No	0	X				
Init_Returns_Impulse	Yes	--	X				
Max_Init_Aggressors	No	0	X				
Model_Name	No	- Undefined None		X			
Modulation	No	"NRZ"	X	X			
<u>PAM4_Mapping</u>	No	"0132"	X	X			
PAM4_CenterEyeOffset	No	0	X		X	X	X
PAM4_CenterThreshold	No	0	X		X	X	X

Formatted: Left

Formatted Table

Formatted: Superscript

Formatted: Centered

Formatted: Centered

Formatted: Centered

Formatted: Centered

Reserved Parameter	General Rules		Allowable Usage				
	Required	Default ^{2,6}	Info	In	Out	Dep ¹	InOut
PAM4_LowerEyeOffset	No	0	X		X	X	X
PAM4_LowerThreshold	No	None Undefined	X		X	X	X
<u>PAM4 Mapping</u>	<u>No</u>	<u>"0132"</u>	<u>X</u>	<u>X</u>			
PAM4_UpperEyeOffset	No	0	X		X	X	X
PAM4_UpperThreshold	No	None Undefined	X		X	X	X
Repeater_Type	No (Required with (Repeater Pin)) ^{Yes⁴}	None	X				
Resolve_Exists	No	False	X				
Rx_Clock_PDF	No	None Clock Centered None Undefined None	X		X	X	
Rx_Clock_Recovery_DCD	No	None 00	X		X	X	
Rx_Clock_Recovery_Dj	No	None 00	X		X	X	
Rx_Clock_Recovery_Mean	No	None 00	X		X	X	
Rx_Clock_Recovery_Rj	No	None 00	X		X	X	
Rx_Clock_Recovery_Sj	No	None 00	X		X	X	
Rx_DCD	No	None 00	X		X	X	
Rx_Dj	No	None 00	X		X	X	
Rx_Noise_i <u>Rx_GaussianNoise</u> <u>Rx_Noise</u>	No	None 00	X		X	X	
Rx_RR_xUniformNoise	No	Infinity 0	X		X	X	
Rx_Receiver_Sensitivity	No	0	X		X	X	
Rx_Rj	No	0	X		X	X	
Rx_Sj	No	0	X		X	X	
<u>Rx_UniformNoise</u>	<u>No</u>	<u>0</u>	<u>X</u>		<u>X</u>	<u>X</u>	
<u>Special Param Names</u>	<u>No</u>	<u>Undefined</u> =	<u>X</u>				
Supporting_Files	No	None Undefined None	X				

Formatted: Left

Formatted Table

Formatted: Superscript

Formatted: Centered

Formatted: Centered

Formatted: Centered

Formatted: Centered

Formatted: Superscript

Formatted: Centered

Formatted: Centered

Reserved Parameter	General Rules		Allowable Usage				
	Required	Default ^{2,6}	Info	In	Out	Dep ¹	InOut
<u>Ts4file</u>	No	Undefined =	X			X	
Tx_DCD	No	0	X		X	X	
Tx_Dj	No	0	X		X	X	
Tx_Jitter	No	Undefined No Jitter ^{ne}	X		X	X	
<u>Tx_R</u>	No	0	X			X	
Tx_Rj	No	0	X		X	X	
Tx_Sj	No	0	X		X	X	
Tx_Sj_Frequency	No	Undefined Undefined	X		X	X	
<u>Tx_V</u>	(Yes) ^{3,5} Ye s/No	--	X			X	
Use_Init_Output	No	True	X				

Notes:

- 1) Illegal for AMI Version 6.0 and earlier.
- 2) "Default" in this context means "behavior if Reserved Parameter is absent".
- 3) Required if BCI Protocol is present.
- 4) Required if [Repeater Pin] is present.
- 5) Required if Ts4file is present for a Tx model.

--" means that an entry must be provided if the parameter is present; no default is assumed or permitted.

- 6) _

Formatted: Left
Formatted Table
Formatted: Superscript

Formatted: Superscript
Formatted: Centered

Formatted: List Paragraph, Space After: 0 pt, Numbered + Level: 1 + Numbering Style: 1, 2, 3, ... + Start at: 1 + Alignment: Left + Aligned at: 0.25" + Indent at: 0.5"

- Illegal for AMI Version 6.0 and earlier
- "Default" in this context means "behavior if Reserved Parameter is absent"
- Required if other parameters are present; see text BCI Protocol is present
- Required if [Repeater Pin] is present
- Required if Ts4file is present for a Tx model
- "None" means "None Defined"
- 1) "--" means "not applicable" that an entry must be provided if the parameter is present, and; no default is assumed or permitted

Formatted: Font: 12 pt

Table 414141414135 – Allowable Data Types for Reserved Parameters

Reserved Parameter	Data Type				
	Float	UI	Integer	String	Boolean
AMI_Version				X	
<u>BCI_Message_Interval_UI</u>			X		

Formatted Table

Formatted: Centered

Reserved Parameter	Data Type				
	Float	UI	Integer	String	Boolean
<u>BCI_ID</u>				<u>X</u>	
<u>BCI_Protocol</u>				<u>X</u>	
<u>BCI_State</u>				<u>X</u>	
<u>BCI_Training_UI</u>			<u>X</u>		
DLL_ID				X	
DLL_Path				X	
GetWave_Exists					X
Ignore_Bits			X		
Init_Returns_Impulse					X
Max_Init_Aggressors			X		
Model_Name				X	
Modulation				X	
<u>PAM4_Mapping</u>				<u>X</u>	
PAM4_CenterEyeOffset	X	X			
PAM4_CenterThreshold	X				
PAM4_LowerEyeOffset	X	X			
PAM4_LowerThreshold	X				
<u>PAM4 Mapping</u>				<u>X</u>	
PAM4_UpperEyeOffset	X	X			
PAM4_UpperThreshold	X				
Repeater_Type				X	
Resolve_Exists					X
Rx_Clock_PDF	X	X			
Rx_Clock_Recovery_DCD	X	X			
Rx_Clock_Recovery_Dj	X	X			
Rx_Clock_Recovery_Mean	X	X			
Rx_Clock_Recovery_Rj	X	X			
Rx_Clock_Recovery_Sj	X	X			
Rx_DCD	X	X			
Rx_Dj	X	X			
<u>Rx_GaussianNoise</u> , Rx_Noise ₂ Rx_GaussianNoise	X				
<u>Rx_UniformNoise</u>	<u>X</u>				

Formatted Table

Formatted: Centered

Reserved Parameter	Data Type				
	Float	UI	Integer	String	Boolean
<u>Rx_R</u>	X				
Rx_Receiver_Sensitivity	X				
Rx_Rj	X	X			
Rx_Sj	X	X			
<u>Rx_UniformNoise</u>	X				
<u>Special Param Names</u>				X	
Supporting_Files				X	
<u>Ts4file</u>				X	
Tx_DCD	X	X			
Tx_Dj	X	X			
Tx_Jitter	X	X			
<u>Tx_R</u>	X				
Tx_Rj	X	X			
Tx_Sj	X	X			
Tx_Sj_Frequency	X				
<u>Tx_V</u>	X				
Use_Init_Output					X

Formatted Table

Table 424242424236 – Allowable Data Formats for Reserved Parameters

Reserved Parameter	Data Format									
	Value	Range	Corner	List	Increment	Steps	Gaussian	Dual-Dirac	DjKj	Table
AMI_Version	X									
<u>BCI_Message_Interval_UIID</u>	X									
<u>BCI_Message_Interval_UIID</u>	X									
<u>BCI_Protocol</u>	X			X						
<u>BCI_State</u>				X						
<u>BCI_Training_UI</u>	X									
DLL_ID	X									
DLL_Path	X									

Formatted: Font: 12 pt

Formatted Table

Formatted: Indent: Left: 0.08", Right: 0.08"

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Centered

Reserved Parameter	Data Format									
	Value	Range	Corner	List	Increment	Steps	Gaussian	Dual-Dirac	DjRj	Table
GetWave_Exists	X									
Ignore_Bits	X									
Init_Returns_Impulse	X									
Max_Init_Aggressors	X									
Model_Name	X									
Modulation	X			X						
PAM4_Mapping	X			X						
PAM4_CenterEyeOffset	X									
PAM4_CenterThreshold	X									
PAM4_LowerEyeOffset	X									
PAM4_LowerThreshold	X									
PAM4_Mapping	X			X						
PAM4_UpperEyeOffset	X									
PAM4_UpperThreshold	X									
Repeater_Type	X									
Resolve_Exists	X									
Rx_Clock_PDF							X	X	X	X
Rx_Clock_Recovery_DCD	X	X	X	X	X	X				
Rx_Clock_Recovery_Dj	X	X	X	X	X	X				
Rx_Clock_Recovery_Mean	X	X	X	X	X	X				
Rx_Clock_Recovery_Rj	X	X	X	X	X	X				
Rx_Clock_Recovery_Sj	X	X	X	X	X	X				
Rx_DCD	X	X	X	X	X	X				
Rx_Dj	X	X	X	X	X	X				
Rx_GaussianNoise , Rx_Noise_	X	X	X	X	X	X				
Rx_GaussianNoise										
Rx_RRx_UniformNoise	X	X	X	X	X	X				
Rx_RRx_UniformNoise	X	X	X	X	X	X				
Rx_Receiver_Sensitivity	X	X	X	X	X	X				
Rx_Rj	X	X	X	X	X	X				

Formatted: Font: 12 pt
 Formatted Table
 Formatted: Indent: Left: 0.08", Right: 0.08"

Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Font: 12 pt
 Formatted: Centered

Reserved Parameter	Data Format									
	Value	Range	Corner	List	Increment	Steps	Gaussian	Dual-Dirac	DjRj	Table
Rx_Sj	X	X	X	X	X	X				
Rx_UniformNoise	X	X	X	X	X	X				
Special Param Names										X
Supporting_Files										X
Ts4file	X		X	X						
Tx_DCD	X	X	X	X	X	X				
Tx_Dj	X	X	X	X	X	X				
Tx_Jitter							X	X	X	X
Tx_R	X	X	X	X	X	X				
Tx_Rj	X	X	X	X	X	X				
Tx_Sj	X	X	X	X	X	X				
Tx_Sj_Frequency	X	X	X	X	X	X				
Tx_V	X	X	X	X	X	X				
Use_Init_Output	X									

- Formatted: Font: 12 pt
- Formatted Table
- Formatted: Indent: Left: 0.08", Right: 0.08"
- Formatted: Font: 12 pt
- Formatted: Font: 12 pt
- Formatted: Font: 12 pt
- Formatted: Font: 12 pt
- Formatted: Font: 12 pt
- Formatted: Font: 12 pt
- Formatted: Font: 12 pt
- Formatted: Font: 12 pt
- Formatted: Font: 12 pt
- Formatted: Font: 12 pt
- Formatted: Font: 12 pt

Table 43 summarizes the relationships between the different Format and Data Types for Reserved or Model Specific Parameters.

Table 43 – Allowable Data Types for Format Values

Format	Data Type					
	Float	UI	Integer	String	Boolean	Tap
Corner	X	X	X	X	X	X
DjRj	X	X				
Dual-Dirac	X	X				
Gaussian	X	X				
Increment	X	X	X			X
List	X	X	X	X	X	X
Range	X	X	X			X
Steps	X	X	X			X
Table	X	X	X	X	X	

- Formatted Table
- Formatted: Centered

Format	Data Type					
	Float	UI	Integer	String	Boolean	Tap
Value	X	X	X	X	X	X

Formatted Table

AMI parameter definition file Reserved Parameters and [Model] Model_type subparameter declarations shall be mutually consistent. Additionally, both Reserved Parameters and Model_type subparameter arguments shall be consistent with the associated [Algorithmic Model] Executable_Tx and Executable_Rx subparameters, if present (i.e., for I/O-capable buffers that can handle both Tx and Rx functions).

Formatted: Space After: 4 pt

To maintain consistency with the directionality of the associated buffer, only certain Reserved Parameters ~~are~~ may be combined in the same .ami file. Tx-only and Rx-only Reserved Parameters shall not be present in the same .ami file. Further, Tx-only Reserved Parameters shall not be present in .ami files associated with [Algorithmic Model] Executable_Rx subparameters; ~~s~~. Similarly, Rx-only Reserved Parameters shall not be present in .ami files associated with [Algorithmic Model] Executable_Tx subparameters.

The directions supported for each Reserved Parameter are shown in [Table 44](#)~~Table 38-44~~ below. The Model_type and permitted associated subparameter arguments for the [Algorithmic Model] keyword are shown in [Table 45](#)~~Table 45Table 45Table 45Table 45Table 3945~~.

Field Code Changed

Formatted: Font: Not Bold

Table ~~44444444438~~ — Defined Directions for Reserved Parameters

Reserved Parameter	Supported Direction(s)
AMI_Version	Rx, Tx
<u>BCI_ID</u>	<u>Rx, Tx</u>
<u>BCI Message Interval UI</u>	<u>Rx</u>
<u>BCI Protocol</u>	<u>Rx, Tx</u>
<u>BCI State</u>	<u>Rx, Tx</u>
<u>BCI Training UI</u>	<u>Rx</u>
DLL_ID	Rx, Tx
DLL_Path	Rx, Tx
GetWave_Exists	Rx, Tx
Ignore_Bits	Rx, Tx
Init_Returns_Impulse	Rx, Tx

Formatted Table

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Font: 12 pt

Formatted: Centered

Reserved Parameter	Supported Direction(s)
Max_Init_Aggressors	Rx, Tx
Model_Name	Rx, Tx
Modulation	Rx, Tx
PAM4_CenterEyeOffset	Rx
PAM4_CenterThreshold	Rx
PAM4_LowerEyeOffset	Rx
PAM4_LowerThreshold	Rx
PAM4_Mapping	Rx, Tx
PAM4_UpperThreshold	Rx
PAM4_CenterThreshold	Rx
PAM4_LowerThreshold	Rx
PAM4_UpperEyeOffset	Rx
PAM4_UpperThreshold PAM4_CenterEyeOffset	Rx Rx
PAM4_LowerEyeOffset	Rx
Repeater_Type	Rx
Resolve_Exists	Rx, Tx
Rx_Clock_PDF	Rx
Rx_Clock_Recovery_DCD	Rx
Rx_Clock_Recovery_Dj	Rx
Rx_Clock_Recovery_Mean	Rx
Rx_Clock_Recovery_Rj	Rx
Rx_Clock_Recovery_Sj	Rx
Rx_DCD	Rx
Rx_Dj	Rx
Rx_Noise Rx_Gaussian Noise Rx_Noise	Rx

Formatted Table

Formatted: Centered

Reserved Parameter	Supported Direction(s)
Rx UniformNoise	Rx
Rx R	Rx
Rx_Receiver_Sensitivity	Rx
Rx_Rj	Rx
Rx_Sj	Rx
Rx UniformNoise	Rx
Special Param Names	Rx, Tx
Supporting Files	Rx, Tx
Ts4file	Rx, Tx
Tx_DCD	Tx
Tx_Dj	Tx
Tx_Jitter	Tx
Tx R	Tx
Tx_Rj	Tx
Tx_Sj	Tx
Tx_Sj_Frequency	Tx
Tx V	Tx
Use_Init_Output	N/A (illegal combination)

Formatted Table

Table 45 Table 39— [Algorithmic Model] Subparameter and [Model] Model_Type Interaction

[Model] Model Type	[Algorithmic Model] Executable Subparameters Permitted
3-state 3-state ECL	Executable only Executable Rx and Executable Tx are not permitted

Formatted Table

Formatted: Centered

[Model] Model Type	[Algorithmic Model] Executable Subparameters Permitted
<u>3-state_diff</u>	<u>Executable only</u> <u>Executable_Rx and Executable_Tx are not permitted</u>
Input Input_ECL	Executable only Executable_Rx and Executable_Tx are not permitted
<u>Input_diff</u>	<u>Executable only</u> <u>Executable_Rx and Executable_Tx are not permitted</u>
I/O I/O_open_drain I/O_open_sink I/O_open_source I/O_ECL	Executable illegal Executable_Rx and/or Executable_Tx are required
<u>I/O_diff</u>	<u>Executable illegal</u> <u>Executable_Rx and/or Executable_Tx are required</u>
<u>Open_sink</u> <u>Open_drain</u> <u>Open_source</u> Terminator	<u>Executable only</u> <u>Executable_Rx and Executable_Tx are not permitted</u> N/A (illegal)
Output Output_ECL	Executable only Executable_Rx and Executable_Tx are not permitted
<u>Output_diff</u> 3-state <u>3-state_ECL</u>	<u>Executable only</u> <u>Executable_Rx and Executable_Tx are not permitted</u> Executable only Executable_Rx and Executable_Tx are not permitted
Open_sink Open_drain Open_source	Executable only Executable_Rx and Executable_Tx are not permitted
Series	N/A (illegal)

Formatted Table

Formatted: Centered

[Model] Model Type	[Algorithmic Model] Executable Subparameters Permitted
Series_switch	N/A (illegal)
<u>Terminator</u>	N/A (illegal)
<u>Input_diff</u>	Executable only Executable_Rx and Executable_Tx are not permitted
<u>Output_diff</u>	Executable only Executable_Rx and Executable_Tx are not permitted
<u>I/O_diff</u>	Executable illegal Executable_Rx and/or Executable_Tx are required
<u>3-state_diff</u>	Executable only Executable_Rx and Executable_Tx are not permitted

Formatted Table

Formatted: Centered

11 EMI PARAMETERS

There are two sections here: one for a [Component] and one for a [Model].

This section describes the structure of the EMI parameters under a top level [Component] keyword. It is used to describe the EMI parameters associated with a [Component]. The parameters shall be surrounded by the [Begin EMI Component] and [End EMI Component] keywords.

The following keywords are defined:

[Begin EMI Component]
 [End EMI Component]
 [Pin EMI]
 [Pin Domain EMI]

The following subparameters are defined:

Domain
 Cpd
 C_Heatsink_gnd
 C_Heatsink_float

Keyword: [Begin EMI Component]

Required: No

Description: Marks the beginning of the Component EMI parameters.

Sub Params: Domain, Cpd, C_Heatsink_gnd, C_Heatsink_float

Domain indicates whether the component is digital, analog, or part digital part analog. Analog circuits are more susceptible to low level noise. Analog circuits operate at very low signal levels (mV or uV) and can contain high gain amplifiers. In contrast, digital circuits operate at relatively large signal levels (compared to analog circuits).

The syntax for Domain is:

Domain Domain_value

Where where Domain_value is an enumerated argument, and is one of:

Digital, Analog, Digital_analog

This subparameter is optional. If not entered, the default is Digital.

Cpd is the power dissipation capacitance parameter. Cpd (Power Dissipation Capacitance) is the internal parasitic capacitance (e.g., gate to source and gate to drain capacitance) plus the equivalent capacitance associated with the through currents when both transistors (n-channel and p-channel) are momentarily conducting.

Cpd is typically for CMOS devices, and helps provide a more accurate estimation of the power bus current, and therefore the noise voltage on the power bus. If the high frequency noise on the power bus (due to switching of digital circuits) is known, then the radiation can be calculated.

Sometimes Iced (Dynamic power supply current) is found in databooks. It is normally given for FACT families. Iced is specified in units of mA/MHz.

Cpd can be calculated from Iced by the equation:

Formatted: Centered

$$Cpd (nF) = I_{ced} (mA/MHz) / V_{ce} (V)$$

The syntax for Cpd is:

Cpd = capacitance_value

The units of capacitance_value are farads.

This subparameter is optional. If not entered, the default is 0.0 F.

C_Heatsink_Float and C_Heatsink_Gnd define the heatsink capacitance and connection conditions. C_Heatsink_Float indicates that the heatsink is floating, and C_Heatsink_Gnd indicates that the heatsink is grounded.

Internal currents inside a (high speed) IC can be closely coupled onto a heatsink. As the heatsink is physically much larger than the IC silicon chip and bond wires, it is a more efficient radiator. Knowing the capacitance of the heatsink the radiated electric field can be estimated.

Only one of these subparameters can be defined. It is not legal to define both. It is legal to omit both. In this case it means that a heatsink is not present.

The subparameter takes one argument: the heatsink capacitance

The syntax for Heatsink_cap is:

C_Heatsink_float = capacitance_value

C_Heatsink_gnd = capacitance_value

The units for capacitance_value are farads.

This subparameter is optional. If not entered, the default is that the component does not have a heatsink.

Keyword: [End EMI Component]

Required: No

Description: Marks the end of the Component EMI parameters.

Example:

```
{Begin EMI Component}
Domain           = Digital
Cpd              = 6.4pF
C_Heatsink_gnd  = 3.4pF
{End EMI Component}
```

Keyword: [Pin EMI]

Required: No

Description: Specifies the EMI parameters for a Pin.

Sub Params: domain_name, clock_div

Usage Rules: Each line must contain three columns. The first column shall contain the pin name. This pin name shall match a pin name in the [Pin] keyword. (The pin name is the first column in the [Pin] record.)

Formatted: Centered

The second column is the domain name. This specifies the clock domain for that pin. This is used by [Pin Domain EMI]. The field should be set to NA if unused.

The default for domain_name is that the percentage of power used is 100%.

The third column is the clock division. This is the ratio of the frequency at this pin to the reference pin. The reference pin is always set to "1.0". The ratio is a floating point number. The choice of the reference pin does not matter as this information is pin to pin ratios. It is suggested that the pin with the maximum frequency is chosen as the reference.

The field should be set to NA if unused.

The default for clock_div is 1.0

Column length limits are:

```
pin_name      5 characters max
domain_name  20 characters max
clock_div     5 characters max
```

It is not a requirement to specify every pin. An undefined pin will default to 100% power usage for Domain_name, and 1.0 for clock_div.

Keyword: [Pin Domain EMI]

Required: No

Description: Specifies the percentage of power used in each clock domain.

Sub Params: percentage

Usage Rules: Each line must contain two columns. The first column must contain the domain_name. This name must match a domain name in the [Pin EMI] keyword. (The domain name is the second column in that record.)

The percentage represents a user definable percentage of the power used by that domain. It is an integer in the range $0 < \text{percentage} \leq 100$

Column length limits are:

```
domain_name  20 characters max
percentage   5 characters max
```

Example:

```
{Begin EMI Component}
Domain      Digital
Cpd         = 6.4pF
+
{Pin EMI}   domain_name  clock_div
-4         MEM          0.5
-5         MEM          0.5
-7         NA           0.5 | domain_name defaults to 100%
-8         RIOG        NA   | clock_div defaults to 1.0
14         CPU          1.0
15         RIOG        0.5
+
```

Formatted: Font: Italic

Formatted: Centered

```

{Pin_Domain_EMI} percentage
-CPU 40
-MEM 30
-RTOG 30
+
{End_EMI_Component}

```

This section describes the structure of the EMI parameters under a top-level [Model] keyword. It is used to describe the EMI parameters associated with a [Model]. The parameters must be surrounded by the [Begin EMI Model] and [End EMI Model] keywords.

The following keywords are defined:

```

{Begin EMI Model}
{End EMI Model}

```

The following subparameters are defined:

```

Model_emi_type
Model_Domain

```

Keyword: [Begin EMI Model]

Required: No

Description: Marks the beginning of the Model EMI parameters.

Sub Params: Model_emi_type, Domain

Model_emi_type indicates whether the model (for this pin) is a ferrite or not.

The syntax for Model_emi_type is:

```

Model_emi_type Model_emi_type_value

```

Where where Model_emi_type_value is an enumerated argument, and is one of:

```

Ferrite, Not_a_ferrite

```

If not entered (the default), the model is Not_a_ferrite.

Model_Domain indicates whether the model is digital or analog. This is only used if the [Component EMI] Domain is set to Digital_analog. If the [Component EMI] Domain is set to anything else, Model_Domain is ignored.

The syntax for Domain is:

```

Model_Domain Domain_value

```

Where Domain_value is one of:

```

Digital, Analog

```

If not entered, the default is to use the [Component EMI] Domain setting and its default.

Formatted: Centered

~~*Keyword:* [End EMI Model]~~

~~*Required:* No~~

~~*Description:* Marks the end of the Model EMI parameters.~~

~~*Example:*~~

```
{Begin EMI Model}  
Domain Analog  
Model_emi_type Ferrite  
{End EMI Model}
```

Formatted: Centered

11 12 INTERCONNECT INTERCONNECT MODELING MODELING

11.1 12.1 INTRODUCTION INTRODUCTION

IBIS supports broadband interconnect models describing connections between the pins of a component and its I/O buffers. These interconnect models may include descriptions of frequency-dependent losses, interconnect coupling and/or complex supply rail distributions.

Interconnect is defined between up to three interface locations:

- pin, where a component connects to a printed circuit board
- die pad, where a component die connects to the routing on a package substrate
- buffer, where the buffer itself connects to the die substrate and routing

The relationship between the terminals at the buffer, die pad, and pin interfaces is shown in the figure below.




Figure 44 – Example Interconnect Model Structure

Figure 47— Example Interconnect Model Structure

Formatted: Figure caption, Left

Formatted: Space After: 4 pt

The connection between the pin and die pad is generally called “package interconnect”, while the connection between the die pad and the buffer is generally called “on-die interconnect.” The die pad is distinct from the buffer terminal; the buffer includes the circuitry that would be described through the [Model] keyword and related keywords, and would not include transmission line behavior.

Interconnect models may be supplied separately for on-die interconnect and package interconnect, or may be supplied as a single model for the entire connection between the package pins and buffers.

The electrical behavior of an interconnect is described through either IBIS-ISS subcircuits or Touchstone network parameters. An Interconnect Model defines the connections to either an IBIS-ISS subcircuit or a Touchstone file. An Interconnect Model may describe the connection between the I/O pins of the package and the buffers, the pins of the package and the die pads, or the die pads and buffers. Rail (supply) terminals related to GND and POWER pins can be described in a similar manner, but can also exist on only one interface for serving as reference terminals or for supporting, for example, decoupling circuitry.

Interconnect Models are organized into Interconnect Model Sets. An [Interconnect Model Set] keyword consists of one or more [Interconnect Model] keywords. One Interconnect Model Set may contain groups of similar interconnect models or different interconnect models to describe the complete connections from the buffer to pin interface.

Each I/O pin is associated with one I/O buffer terminal and optionally one I/O die pad. By contrast, there is no required one-to-one relationship between rail pins, (optional) rail die pads, and buffer rail terminals.

Figure 45 ~~Figure 48~~ below shows the [Interconnect Model] terminals for an I/O path on both package and on-die substrates.

Field Code Changed

Formatted: Centered




Figure 45 – Package Substrate I/O Paths–
Figure 48 – Package Substrate I/O Paths

Formatted: Figure caption, Left, Space After: 4 pt, Don't keep with next

Formatted: Figure caption, Left, Space After: 4 pt

Formatted: Space After: 4 pt

The figure also shows on-die interconnect routes that may experience crosstalk effects. This example assumes that only a few routes out of a larger bus are shown. In such a model, the crosstalk on any one route in the model could only be caused by its nearest neighbors.

While each of the inner two routes in the figure may have all potential crosstalk represented in the model, the outer signals would not. The model maker would therefore indicate that connections to the outer routes' terminals do not include all of their aggressors by adding the optional argument "Aggressor_Only" to their terminals. The descriptions of the associated terminals would not use the "Aggressor_Only" designation for the inner routes. The EDA tool may therefore assume in simulation that the inner routes have all (or more practically most of) the coupling to their aggressor connections represented in the model.

Crosstalk simulations require Interconnect Models to have connections to multiple I/O pin names.

Formatted: Centered

Figure 46, Figure 49 of showing a package and die, shows illustrates graphically the potential [Interconnect Model] terminals for a rail connection. A single pin-terminal for a supply rail connects to multiple die pads. Note that these terminals may be collapsed to a single terminal at the pin (as shown), or alternately at the die pad interface and/or the buffer rail terminals.




Figure 46 – Package Substrate Rail Terminals
Figure 49 – Package Substrate Rail Terminals

The terminal section of an [Interconnect Model] describes how the terminals of an Interconnect Model subcircuit or Touchstone file instance are connected at a buffer terminal, die pad interface or pin/board interface.

Formatted: Figure caption, Left, Space After: 4 pt, Don't keep with next

Formatted: Figure caption, Left, Space After: 4 pt

Formatted: Space After: 4 pt

Formatted: Centered

11.2 ~~12.2~~ GENERAL INTERCONNECT SYNTAX REQUIREMENTS

Formatted: Heading 2

Terminal lines under the [Interconnect Model] keyword describe connections.

Formatted: Space After: 4 pt

I/O terminals shall be connected using only the pin_name qualifier at these locations:

- pins: I/O pin_name
- die pads: I/O pin_name
- buffer: I/O pin_name

Rail terminal connections have more options to support direct connections to terminals or to groups of terminals using signal_name, bus_label, or pad_name entries at the pin, die pad or buffer locations. For the following locations the rail terminal can connect to:

- pins
 - a specific rail pin_name
 - all of the pins of a rail signal_name
 - all of the pins of a bus_label
- die pads
 - all of the die pads with a rail signal_name
 - all of the die pads with a rail bus_label
 - a specific die pad pad_name
- buffer rail terminals
 - all of the buffer rail terminals of a rail signal_name
 - all of the buffer rail terminals of a bus_label
 - a specific buffer rail terminal for an I/O buffer pin_name

One or more Interconnect Model Sets may be included in a separate Interconnect Model Set file, using a file name with the extension “ims”, or within the .ibs file where [Interconnect Model Group] is used. The [Interconnect Model Set] keyword can contain the optional [Manufacturer] and [Description] keywords and one or more [Interconnect Model] keywords and the [Interconnect Model] associated subparameters, as is listed in Table 46.

Field Code Changed

Formatted: Font: Not Bold

Formatted: Font: Not Bold

Table 46 ~~Table 40~~ – Interconnect Modeling Keywords and Subparameters

Keyword or Subparameter	Notes
[Interconnect Model Set]	

Formatted Table

Formatted: Centered

<u>Keyword or Subparameter</u>	<u>Notes</u>
<u>[Manufacturer]</u>	<u>(note 1)</u>
<u>[Description]</u>	<u>(note 1)</u>
<u>[Interconnect Model]</u>	<u>(note 2)</u>
<u>Param</u>	
<u>File TS</u>	<u>(note 3)</u>
<u>File IBIS-ISS</u>	<u>(note 3)</u>
<u>Unused port termination</u>	<u>(note 4)</u>
<u>Number of terminals</u>	<u>(note 5)</u>
<u><terminal line></u>	<u>(note 6)</u>
<u>[End Interconnect Model]</u>	<u>(note 7)</u>
<u>[End Interconnect Model Set]</u>	<u>(note 8)</u>
<p><u>Notes:</u></p> <ol style="list-style-type: none"> <u>1) +[Manufacturer] and [Description] are each optional keywords within any [Interconnect Model Set].</u> <u>2) Note 2—At least one [Interconnect Model] is required for each [Interconnect Model Set].</u> <u>3) Note 3—One of either the File TS or File IBIS-ISS subparameters is required.</u> <u>4) Note 4—Required for Touchstone files where ports are unused, illegal if there are no unused ports or for IBIS-ISS file.</u> <u>5) Note 5—This subparameter shall be followed by the “=” character and an integer value, with both optionally surrounded by whitespace.</u> <u>6) Note 6—See text below.</u> <u>7) Note 7—Required when the [Interconnect Model] keyword is used.</u> <u>8) Note 8—Required when the [Interconnect Model Set] keyword is used.</u> 	

Formatted Table

Formatted: List Paragraph, Numbered + Level: 1 + Numbering Style: 1, 2, 3, ... + Start at: 1 + Alignment: Left + Aligned at: 0.25" + Indent at: 0.5"

Formatted: Tab stops: 1.65", Left

Formatted: Centered

When Interconnect Model Set definitions occur within a .ibs file, their scope is “local”— they are known only within that .ibs file and no other .ibs file. In addition, within that .ibs file, they override any interconnect package models defined for the same pins using the [Package], [Pin], or [Define Package Model] keywords. Interconnect Models in separate .ims files referenced by the [Interconnect Model Group] keyword in a .ibs file also override any interconnect package models defined for the same pins in the same .ibs file using the [Package], [Pin], or [Define Package Model] keywords.

Usage Rules for the .ims file:

Interconnect models are stored in a file whose file name uses the format:

<stem>.ims

The <stem> provided shall adhere to the rules given for the [File Name] keyword. Use the “ims” extension to identify files containing Interconnect Models. The .ims file shall contain the [IBIS Ver], [File Name], [File Rev], and the [End] keywords. Optional elements include the [Date], [Source], [Notes], [Disclaimer], [Copyright], and [Comment Char] keywords. All of these keywords and associated subparameters follow the same rules as those for a normal .ibs file.

Note that the [Component] and [Model] keywords are not allowed in the .ims file. The .ims file is for Interconnect Models only.

Keyword: [Interconnect Model Set]

Required: No

Description: Used to contain Interconnect Models.

Usage Rules: [Interconnect Model Set] has a single argument, which is the name of the Interconnect Model Set. The length of the Interconnect Model Set name shall not exceed 40 characters in length. Blank characters are not allowed. The [Interconnect Model Set]/[End Interconnect Model Set] keyword pair is hierarchically equivalent in scope to [Component] and [Model].

The section under the [Interconnect Model Set] keyword may contain a [Manufacturer] keyword section and [Description] keyword section and shall contain one or more Interconnect Models. See the section [Interconnect Model] for a description of the content of each Interconnect Model.

An [Interconnect Model Set] contains a list of [Interconnect Model]s that have a logical association such as:

- All models in a bus (e.g.- DDR4, or PCIeG 3.0)
- Full PDN structure from buffer to pin
- On-die PDN structure from buffers to die pads
- Package only PDN structure from die pads to pins
- All I/O models between die pad and pin
- All I/O models between buffer and die pad
- All I/O models between buffer and pin
- Combined I/O and PDN models
- All uncoupled models
- Coupled models
- Touchstone electrical models
- Decoupling capacitor models
- IBIS-ISS electrical models

Example:

[Interconnect Model Set] Signal Integrity
[Manufacturer] Acme Packaging, Inc.
[Description] This set contains one model for each I/O buffer
[Interconnect Model] DQ1

```

...
[End Interconnect Model]
[Interconnect Model] DQ2
...
[End Interconnect Model]
[Interconnect Model] DQS
...
[End Interconnect Model]
[End Interconnect Model Set]

```

Formatted: Font: (Default) Times New Roman, 12 pt

Keyword: [Manufacturer]

Formatted: Keep with next

Required: No

Description: Specifies the name of the [Interconnect Model Set] manufacturer.

Usage Rules: The length of the manufacturer's name shall not exceed 40 characters (blank characters are allowed, e.g., Oklahoma Instruments).

Example:

[Manufacturer] NoName Corp.

Formatted: Font: (Default) Times New Roman, 12 pt

Keyword: [Description]

Required: No

Description: Provides a concise yet easily human-readable description of what kind of interconnect the [Interconnect Model Set] represents.

Usage Rules: The description shall fit on a single line, and may contain spaces.

Example:

[Description] 220-Pin Quad Ceramic Flat Pack

Keyword: [End Interconnect Model Set]

Required: Yes, for each instance of the [Interconnect Model Set] keyword.

Description: Indicates the end of the Interconnect Model Set data.

Example:

[End Interconnect Model Set]

Keyword: [Interconnect Model]

Required: No

Description: Marks the beginning of an Interconnect Model description that is used to define the interfaces to IBIS-ISS subcircuit or n-port networks described by Touchstone files.

Sub-Params: Param, File TS, File IBIS-ISS, Unused_port_termination, Number_of_terminals

Usage Rules: [Interconnect Model] has a single argument, which is the name of the associated Interconnect Model. The length of the Interconnect Model name shall not exceed 40 characters in

Formatted: Centered

length. Blank characters are not allowed. The [Interconnect Model]/[End Interconnect Model] keyword pair is hierarchically scoped by the [Interconnect Model Set]/[End Interconnect Model Set] keywords.

The [Interconnect Model]/[End Interconnect Model] section defines both the association between a Touchstone file or IBIS-ISS subcircuit and an Interconnect Model, as well as defining the terminals and terminal usage for the Interconnect Model in the context of the given [Component].

An [Interconnect Model] shall contain one and only one of the following combinations:

- pins and buffer terminals (full package model)
- pins and die pads (package only model)
- die pads and buffer terminals (on-die interconnect model)
- rail terminals at only one interface and no I/O terminals

Other Notes: If a full package model contains an I/O pin-terminal for a pin_name then it shall also contain an I/O buffer terminal for the same pin_name. If a package-only model contains an I/O pin-terminal for a pin_name, then it shall also contain an I/O die pad for the same pin_name. If an on-die interconnect model contains an I/O buffer terminal for a pin_name, then it shall also contain an I/O die pad for the same pin_name.

An [Interconnect Model] may contain:

- only power rail models
- one or more I/O signal models
- both power rail models and one or more I/O signal models
- pin rails only
- die pad rails only
- buffer rails only

Each terminal of an Interconnect Model is connected to a node and has a “voltage”. This, as stated, is imprecise. Voltage, by definition, is a potential difference between two points. It is common to probe and plot the potential difference between simulator nodes at a terminal and a simulator global reference node (e.g., SPICE ideal node “0”), the latter of which is often assumed and/or unstated. This is valid for non-power-aware simulations when the local reference (or return path) node is forced to a global reference by the simulator, or for “ground-referenced” power aware simulations that lump the effects of all rail interconnects together. However, this is not valid when the local reference nodes are “floating”. In this case it is important that the actual reference node for measurements at the I/O buffer is included as a terminal in the Interconnect Model. If this is not done, then the Interconnect Model will not correctly account for all return currents, particularly from capacitive elements. If an Interconnect Model does not contain a reference terminal, then the

Formatted: Space After: 4 pt

Formatted: Space After: 4 pt

Formatted: Centered

user of these models should be aware that using these models in power-aware simulations can potentially introduce errors in simulations.

The following subparameters are defined:

Param

File IBIS-ISS

File TS

Unused port termination

Number of terminals = <value>

In addition to these subparameters, the [Interconnect Model]/[End Interconnect Model] section may contain lines describing terminals and their connections. No specific subparameter name or other string is used to identify terminal lines.

Unless noted below, no Interconnect Model subparameter requires the presence of any other subparameter.

Param rules:

The subparameter Param is optional and only legal with the File IBIS-ISS subparameter documented below. Param is illegal with the File TS subparameter documented below. Param shall be followed by three arguments: an unquoted string argument giving the name of the parameter to be passed into the IBIS-ISS subcircuit, a reserved word for the parameter format, and one numerical value or one string value (surrounded by double quotes) for the parameter value to be passed into the IBIS-ISS subcircuit.

Where legal, more than one Param line is permitted. The only defined entry for the format column is Value.

The numerical value rules follow the scaling conventions in Section 3.2, "SYNTAX RULES". The EDA tool is responsible for translating IBIS specified parameters into IBIS-ISS parameters. For example, 1 megaohm, would be represented as 1M in Param value according to the Section 3 rules, but would be converted by the EDA tool to case-insensitive 1meg (1X is not recommended) or 1E6 for IBIS-ISS use. Quoted string parameters in IBIS are converted to the string parameter syntax in IBIS-ISS subcircuits. For example, the Param value "typ.s2p" would be converted to str('typ.s2p') in IBIS-ISS subcircuits.

Examples:

Param	name	format	value	
Param	abc	Value	2m	2E-3 in IBIS
Param	def	Value	4k	4E3 in IBIS
Param	ts file	Value	"typ.s2p"	file name string passed into IBIS-ISS

Formatted: Keyword Descriptions

Formatted: Normal, Space After: 4 pt

Formatted: Keyword Descriptions, Indent: Left: 0"

Formatted: Keyword Descriptions

Formatted: Default Paragraph Font

Formatted: Font: 12 pt

Formatted: Don't keep with next

Formatted: Centered

File IBIS-ISS rules:

Either File IBIS-ISS or File TS is required for a [Interconnect Model]/[End Interconnect Model] group. The File IBIS-ISS subparameter is followed by two unquoted string arguments consisting of the file reference and circuit_name (.subckt name) for an IBIS-ISS file. The IBIS-ISS file under file reference shall be located in the same directory as the referencing .ibs file or .ims file or in a specified directory under the referencing file as determined by the directory path (i.e., a file reference containing a relative path to a directory below that of the referencing .ibs or .ims file is permitted).

Example:

	file type	file reference	circuit_name(.subckt_name)
File	IBIS-ISS	net.iss	netlist typ

File TS rules:

Either File TS or File IBIS-ISS is required for a [Interconnect Model]/[End Interconnect Model] group. File TS is followed by one unquoted string argument, which is the file reference for a Touchstone file. The Touchstone file under file reference shall be located in the same directory as the referencing .ibs file or .ims file or in a specified directory under the referencing file as determined by the directory path (i.e., a file reference containing a relative path to a directory below that of the referencing .ibs or .ims file is permitted).

Example:

	file type	file reference
File	TS	typ.s8p

Unused port termination rules:

The Unused port termination subparameter is required under this condition:

File TS is used and the number of terminal lines (described below) is less than N+1 (where N is the number of ports in the Touchstone file)

Unused port termination is illegal under these conditions:

File IBIS-ISS is used.

File TS is used and the number of terminal lines is N+1

If required, only one Unused port termination subparameter may appear for a given [Interconnect Model] keyword.

Formatted: Font: (Default) Times New Roman, 12 pt

Formatted: Space After: 4 pt

Formatted: Space After: 4 pt

Formatted: Space After: 4 pt

Formatted: Centered

The Unused port termination subparameter is followed by white-space and one of these arguments:

- Open
- Reference
- Resistance

“Open” declares that the unused ports remain unterminated (open-circuited).

“Reference” declares that the EDA tool terminates all unused ports with resistors whose resistance values are equal to the reference impedances provided in the Touchstone file for the respective unused ports, and all connected to the model’s reference terminal.

“Resistance” declares that the EDA tool terminates all unused ports with resistors, all having the same value, and all connected to the model’s reference terminal. The “Resistance” entry is followed by a third column entry with the (non-negative) numerical resistance value.

Examples:

```

Unused port termination      Open
Unused port termination      Reference
Unused port termination      Resistance 43.5
    
```

Number of terminals rules:

The Number of terminals subparameter is required and defines the number of terminals associated with the Interconnect Model. The subparameter name shall be followed by a single integer argument on the same line. The argument shall be separated from the subparameter name by the “=” character. The subparameter name, “=” character, and argument may optionally be separated by whitespace.

Only one Number of terminals subparameter may appear for a given [Interconnect Model] keyword. The Number of terminals subparameter shall appear before any terminal lines and after all other subparameters for a given Interconnect Model.

For File IBIS-ISS, the Number of terminals value shall be equal to the number of subcircuit terminals for an IBIS-ISS subcircuit. Because an IBIS-ISS subcircuit requires at least one terminal the Number of terminals value shall be 1 or greater. The IBIS-ISS subcircuit terminals shall not contain an ideal reference node (SPICE node 0 or its synonyms).

Formatted: Space After: 4 pt

Formatted: Centered

For File TS, the Number of terminals value shall be a value equal to N+1 (where N is the number of ports in the Touchstone file). Because a Touchstone file requires at least one port, the Number of terminals value shall be 2 or greater.

Example:

Number_of_terminals = 3

Terminal line rules:

The terminal lines shall appear after the Number of terminals subparameter and before the [End Interconnect Model] keyword.

Terminal lines are of the following form, with each identifier separated by whitespace:

<Terminal number> <Terminal type> <Terminal type qualifier> <Qualifier entry> [Aggressor Only]

Terminal number

The Terminal number is the identifier for a specific terminal. The value shall be 1 or greater and less than or equal to the Number of terminals. The same Terminal number shall not appear more than once for a given Interconnect Model.

For File IBIS-ISS, the Terminal number entry shall match the IBIS-ISS terminal (node) position. The Terminal number entries may be listed in any order as long as there are no duplicate entries. Each IBIS-ISS terminal shall have a terminal line entry.

For File TS, the Terminal number entry shall match the Touchstone file port number or reference terminal line, as shown below. The Terminal number entries may be listed in any order as long as there are no duplicate entries. The terminal line for Terminal number N+1 is required as a reference terminal for each port and shall be connected to a rail terminal or A_gnd in the Interconnect Model. At least one other terminal line entry is required.

- Terminal number Port
- 1 1
- 2 2
- ...
- N N
- N+1 Reference terminal for the Touchstone file

For n-port networks described by Touchstone files, each unused port and its corresponding Terminal number shall be terminated in simulation with a resistor whose value corresponds to the Unused port termination subparameter entry. The resistor is connected to the model's reference terminal.

Formatted: Font: (Default) Times New Roman, 12 pt

Formatted: Centered

Terminal type

The Terminal type is a string that identifies whether the terminal is a reference, supply or I/O terminal and whether the terminal is connected at the buffer, die pad, or pin level. (Note that “I/O” in this context is a synonym for “signal”, as opposed to “supply” or “rail”; it is not intended to imply model type as used in the “Model type” subparameter). Furthermore, if the terminal is connected to a buffer supply rail, the Terminal type identifies to which specific buffer rail the terminal is connected. The Terminal type shall be one of the following:

- Pin I/O
- Pad I/O
- Buffer I/O
- Pin Rail
- Pad Rail
- Buffer Rail
- Pullup ref
- Pulldown ref
- Power clamp ref
- Gnd clamp ref
- Ext ref
- A_gnd

Buffer I/O, Pullup ref, Pulldown ref, Power clamp ref, Gnd clamp ref, Ext ref and Buffer Rail are terminals of an Interconnect Model that connect directly to I/O buffers. Pad I/O and Pad Rail are terminals that are at the die pad interface.

Pin I/O and Pin Rail are terminals, ~~that are~~ at the pin interface, that can connect the package to the PCB.

The Terminal types Buffer I/O, Pad I/O and Pin I/O are used only for any single terminal of a buffer described by the [Model] keyword and for any Model type subparameter listed in Section 5, Table 1. The Model types Series and * diff are used for two-terminal configurations, and their terminals require two separate Buffer I/O, Pad I/O or Pin I/O Terminal type lines.

Terminal type A_gnd defines a connection to the simulator global reference node. The A_gnd node can be used at any interface.

Terminal type A_gnd is not required under File TS or File IBIS-ISS.

If present under File TS, Terminal type A_gnd may be used only once on the N+1th terminal line.

If present under File IBIS-ISS, Terminal type A_gnd may be used any number of times on any of the terminal lines.

Terminal type qualifier

The Terminal type qualifier is a string that identifies the association between a terminal and a specific pin name, signal name, bus label, or pad name. Only certain Terminal types may be used with pad names, pin names, signal names, or bus labels respectively, as outlined in the Connecting Pins, Pads, and Buffer Terminals section below and summarized in Figure 47 Table 41.

Formatted: Font: (Default) Times New Roman, 12 pt

Qualifier entry

The <Qualifier entry>, shown in angle brackets, is the name required for the following Terminal type qualifiers:

- pin name <pin name entry>
- signal name <signal name entry>
- bus label <bus label entry>
- pad name <pad name entry>

Aggressor Only


The Aggressor Only entry is optional and is indicated by the string “Aggressor Only” without the quotation marks.

Formatted: Body Text, Indent: Left: 0", Space After: 0 pt

Multi-line Interconnect Models may describe only a subset of a coupled structure (e.g., a 64-line bus may be described by a four-line Interconnect Model). As a result, while the interconnects at the edges of the Interconnect Model may induce crosstalk onto other interconnects nearby, being on the edge of the Interconnect Model, they may not themselves experience the full crosstalk impact that the corresponding interconnect experiences in the real, full structure.

Figure 47 shows examples of Interconnect Models having full coupling for some pins and partial coupling for other pins of an example part package, and the corresponding Aggressor Only entries. The Aggressor Only column entry is allowed on all terminal locations for I/O terminals to indicate such incomplete coupling. Terminals that include the Aggressor Only entry may not be suitable to be simulated as victims, as they do not experience the full coupling present in the real physical structure. If an I/O terminal is not identified as Aggressor Only, then the interconnect to that I/O terminal includes coupling to all interconnections deemed necessary for coupled signal analysis. Within any Interconnect Model, if a terminal line is identified as Aggressor Only, then the corresponding terminal line associated with the same pin name shall also be identified as Aggressor Only.

Formatted: Centered



~~Figure XX1 – Aggressor Only examples~~

Figure 47 – Aggressor Only Examples

Formatted: Keep with next

Formatted: Figure caption

Figure 48 ~~Figure XX2~~ illustrates a special situation when a pin (pin 4 in this case) is associated with more than one Interconnect Model within the same Interconnect Model Group in one or more Interconnect Model Sets, and all of the terminal lines associated with that pin are marked as Aggressor Only. The first Interconnect Model in this example is associated with pins 2-4 and is shown in green. The second Interconnect Model is associated with pins 4-6 and is shown in red. Note that pin 4 is marked as Aggressor Only in both Interconnect Models, and there are no other

Formatted: Centered

Interconnect Models referenced through Interconnect Model Set(s) in this Interconnect Model Group with a terminal line for pin 4 without the Aggressor Only marking. Since EDA tools are not expected to provide a selection user interface for Interconnect Models in Interconnect Model Sets, this case would present an ambiguity if the user wanted to run a simulation with pin 4.




Figure XX2 Figure 4848484848453029242174 – A sSpecial eCase with Aggressor_Only

Formatted: Figure caption, Left

11.2.1 CONNECTING PINS, PADS AND BUFFER TERMINALS

Terminal lines describe the IBIS-ISS node or Touchstone port that each terminal should be connected to. Terminals may be at pins, die pads or the buffer. The arrangement of the terminal line entries (columns) is described below.

- The first column, Terminal number, contains an integer between 1 and the Number_of_terminals that describes the ordinal (positional) number of the IBIS-ISS node in the [Interconnect Model] subcircuit or Touchstone file port. The second column is Terminal type, the third column is Terminal type qualifier, the fourth column is Qualifier entry and there is an optional fifth column “Aggressor Only”
- The second column, Terminal type, determines if the terminal is at a pin, die pad or buffer.
 - For I/O connections
 - At pins, die pads or buffers
 - Terminal type can be Pin I/O, Pad I/O and Buffer I/O
 - Terminal type qualifier shall be pin_name-
 - Qualifier entry shall be the pin_name of an I/O pin-
 - For rail connections
 - At pins

Formatted: Heading 3, Space After: 0 pt

Formatted: Space After: 4 pt

Formatted: Centered

- Terminal type shall be Pin Rail
- Terminal type qualifier shall be one of the following
 - pin_name
 - Qualifier entry shall be a rail pin_name
 - signal_name
 - Qualifier entry shall be a rail signal_name
 - bus_label
 - Qualifier entry shall be a bus_label
- At die pads
 - Terminal type shall be Pad Rail
 - Terminal type qualifier shall be
 - signal_name
 - Qualifier entry shall be a rail signal_name
 - bus_label
 - Qualifier entry shall be a bus_label
 - pad_name
 - Qualifier entry shall be the pad_name of a rail pad
- At buffers
 - Terminal type shall be Buffer Rail or any of the five * ref terminals associated with an I/O buffer below
 - Buffer Rail Terminal type qualifier shall be
 - signal_name
 - Qualifier entry shall be a rail signal_name
 - bus_label
 - Qualifier entry shall be a bus_label
 - Pullup_ref, Pulldown_ref, Power_clamp_ref, Gnd_clamp_ref or Ext_ref Terminal type qualifiers shall be
 - pin_name
 - Qualifier entry shall be the I/O buffer pin_name
- At any interface
 - Terminal type A_gnd is available at any interface and without any Terminal type qualifier

[Table 47](#)[Table 47](#)[Table 47](#)[Table 47](#)[Table 47](#)[Table 47](#) summarizes the rules described above.

Formatted: Font: Not Bold
Formatted: Keyword, Space After: 0 pt

Formatted: Centered

Table 47 Table 41— Allowed Terminal type Associations¹

<u>Terminal type</u>	<u>Terminal type qualifier</u>				<u>Aggressor Only</u>
	<u>pin name</u>	<u>signal name</u>	<u>bus label</u>	<u>pad name</u>	
<u>Pin I/O</u>	<u>X</u>				<u>A</u>
<u>Pad I/O</u>	<u>X</u>				<u>A</u>
<u>Buffer I/O</u>	<u>X</u>				<u>A</u>
<u>Pin Rail</u>	<u>Y</u>	<u>Y</u>	<u>Y</u>		
<u>Pad Rail</u>		<u>Y</u>	<u>Y</u>	<u>Z</u>	
<u>Buffer Rail</u>		<u>Y</u>	<u>Y</u>		
<u>Pullup_ref</u>	<u>X</u>				
<u>Pulldown_ref</u>	<u>X</u>				
<u>Power_clamp_ref</u>	<u>X</u>				
<u>Gnd_clamp_ref</u>	<u>X</u>				
<u>Ext_ref</u>	<u>X</u>				
<u>A_gnd</u>					

Notes:
 — In the table, “X” refers to I/O pin names. “Y” and “Z” are POWER and GND names. The letter “A” designates “Aggressor Only”.
¹⁾

Formatted Table

Formatted: Plain Text, Plain Text Char, Numbered + Level: 1 + Numbering Style: 1, 2, 3, ... + Start at: 1 + Alignment: Left + Aligned at: 0.25" + Indent at: 0.5"

Formatted: Indent: Left: 0"

Notes

— In the table, “X” refers to I/O pin names. “Y” and “Z” are POWER and GND names. The letter “A” designates “Aggressor Only”.

Each terminal of an interface represents either 1) a list of pins at the pin interface, 2) a list of die pads at the die pad interface, or 3) a list of buffer model terminals. It is illegal in one interface, in one model, for 1) a pin to appear in two terminals, 2) a die pad to appear in two terminals, or 3) a buffer model terminal to appear in two terminals.

Formatted: Space After: 4 pt

For I/O terminals, the pin_name value shall not be repeated at any one interface. For rail terminals, the rail terminal name shall not be repeated at any one interface. Also, a rail terminal name that overlaps with another rail terminal name (expressed as pin_name, pad_name, bus_label,

Formatted: Centered

signal_name) shall not be entered at any one interface. For example, if the [Pin] keyword contains the following row:

```
[Pin]
...
10 VDD POWER
...
```

then signal_name VDD overlaps with pin_name 10. So, Terminal type lines “Pin Rail signal_name VDD” and “Pin Rail pin_name 10” shall not both be entered in a single Interconnect Model.

For Interconnect Model Sets containing several Interconnect Models, the Terminal types at the same interface are considered connected if the terminal names match. I/O terminals assigned to the same pin_name at the die pad interface in two Interconnect Models are connected. For rail terminals, identical names are connected and rail terminal names that overlap with another rail terminal name are connected. An exception exists if the Interconnect Models are not to be used together because of different Aggressor. Only entries, as illustrated in Figure 47 and Figure 48 above. In these cases, overlapping I/O pin names are permitted because the Interconnect Models are not to be used together in simulations. The rails connections and paths in the unused Interconnect Models are also not used.

When an Interconnect Model Group references several Interconnect Model Sets as shown under the [Interconnect Model Group] keyword, the same connection rules apply for all Interconnect Models in the Interconnect Model Sets that are used in the simulation.

In the examples below, the Interconnect Models have unique Terminal type names at each interface. Some examples illustrate several Interconnect Models within an Interconnect Model Set with identical or overlapping Terminal type names. During simulations, the EDA tool should connect these terminals.

Examples:

```
| All examples show a [Interconnect Model Set] for grouping of the
| [Interconnect Model] descriptions that can be referenced
|
| Naming convention for [Interconnect Model Set] examples is below
| ([Interconnect Model] may show additional details)
|
| Full          - Includes all I/O pins
| A1 or A1 A3  - Designated pin or pins
| TS           - Touchstone representation
| ISS         - IBIS-ISS representation
| PDN         - Includes power delivery network, can also be PU and PD
| IO         - Only if modified differently than PDN below for buf pad pin
```

Formatted: Centered

| buf pad pin - Includes models for buf pad, pad pin; if missing, buf pad
 | sn - Uses signal name; if missing assumes pin name
 | bl - Uses bus label; if missing assumes pin name
 | pn - Uses pad name; if missing assumes pin name
 | XTALK - Cross talk analysis (coupled nets may include Aggressor Only)

| Examples 1 - 11 apply to the configuration below:

[Pin]	signal_name	model_name	R_pin	L_pin	C_pin
A1	DQ1	DQ			
A2	DQ2	DQ			
A3	DQ3	DQ			
D1	DQS+	DQS			
D2	DQS-	DQS			
P1	VDD	POWER			
P2	VDD	POWER			
P3	VDD	POWER			
P4	VDD	POWER			
P5	VDD	POWER			
G1	VSS	GND			
G2	VSS	GND			
G3	VSS	GND			
G4	VSS	GND			

[Diff Pin]	inv_pin	vdiff	tdelay_typ	tdelay_min	tdelay_max
D1	D2	NA	NA	NA	NA

[Die Supply Pads]	signal_name	bus_label
VDD1	VDD	
VDD2	VDD	
VDD3	VDD	
VSS1	VSS	
VSS2	VSS	

[Pin Mapping]	pullup_ref	pullup_ref_gnd	clamp_ref	power_ref	clamp_ref_ext	ref
A1	VSS	VDD	NC	NC		NC
A2	VSS	VDD	NC	NC		NC
A3	VSS	VDD	NC	NC		NC
D1	VSS	VDD	NC	NC		NC
D2	VSS	VDD	NC	NC		NC

| Pins below are optional per [Pin Mapping] rules

P1	NC	VDD
P2	NC	VDD
P3	NC	VDD
P4	NC	VDD
P5	NC	VDD
G1	VSS	NC
G2	VSS	NC
G3	VSS	NC
G4	VSS	NC

| *****

| Example 1: Terminals for full IBIS-ISS component with PDN, as depicted below.

| [Interconnect Model Set] Full ISS PDN 1

|-----


Formatted: Centered

```

[Interconnect Model]          Full ISS buf pin 1
File IBIS-ISS    full buf pin 1.iss    full buf pin typ
Number of terminals = 29
1 Pin I/O      pin name    A1    | DQ1    DQ
2 Pin I/O      pin name    A2    | DQ2    DQ
3 Pin I/O      pin name    A3    | DQ3    DQ
4 Pin I/O      pin name    D1    | DQS+   DQS
5 Pin I/O      pin name    D2    | DQS-   DQS
6 Pin Rail     pin name    P1    | VDD    POWER
7 Pin Rail     pin name    P2    | VDD    POWER
8 Pin Rail     pin name    P3    | VDD    POWER
9 Pin Rail     pin name    P4    | VDD    POWER
10 Pin Rail    pin name    P5    | VDD    POWER
11 Pin Rail    pin name    G1    | VSS    GND
12 Pin Rail    pin name    G2    | VSS    GND
13 Pin Rail    pin name    G3    | VSS    GND
14 Pin Rail    pin name    G4    | VSS    GND
15 Buffer I/O  pin name    A1    | DQ1    DQ
16 Buffer I/O  pin name    A2    | DQ2    DQ
17 Buffer I/O  pin name    A3    | DQ3    DQ
18 Buffer I/O  pin name    D1    | DQS+   DQS
19 Buffer I/O  pin name    D2    | DQS-   DQS
20 Pullup ref pin name    A1    | DQ1    DQ
21 Pullup ref pin name    A2    | DQ2    DQ
22 Pullup ref pin name    A3    | DQ3    DQ
23 Pullup ref pin name    D1    | DQS+   DQS
24 Pullup ref pin name    D2    | DQS-   DQS
25 Pulldown ref pin name  A1    | DQ1    DQ
26 Pulldown ref pin name  A2    | DQ2    DQ
27 Pulldown ref pin name  A3    | DQ3    DQ
28 Pulldown ref pin name  D1    | DQS+   DQS
29 Pulldown ref pin name  D2    | DQS+   DQS
[End Interconnect Model]
[End Interconnect Model Set]

```

Formatted: Centered



Formatted: Centered

Figure 51 – Electrical Connections for Full Buffer Pin Model with Power Routing

Formatted: Default, Keep with next

Figure 49494949463130252285 – Electrical – Electrical Connections for Full Buffer Pin Model with Power Routing

Formatted: Figure caption, Left, Keep with next

Formatted: Figure caption, Space Before: 12 pt, Keep with next

Formatted: Font: 12 pt

Formatted: Centered




Figure 50 – Electrical Terminals for Full Buffer Pin Model with Power Routing

Figure 52 – Electrical Terminals for Full Buffer Pin Model with Power Routing

Formatted: Centered

Formatted: Figure caption, Don't keep with next

Formatted: Figure caption, Left

Formatted: Centered

Formatted: Keep with next

```

|*****
|
| Example 2: Same as Example 1 except the PDN networks are simplified with
| signal name qualifiers to create a pair of POWER terminals and a pair
| of GND terminals
|
[Interconnect Model Set]      Full ISS PDN sn 2
|-----
[Interconnect Model]         Full ISS buf pin 2
File IBIS-ISS      full buf pin.iss      full buf pin 2 typ
Number of terminals = 14

1 Pin I/O      pin name      A1      | DQ1      DQ
2 Pin I/O      pin name      A2      | DQ2      DQ
3 Pin I/O      pin name      A3      | DQ3      DQ
4 Pin I/O      pin name      D1      | DQS+     DQS
5 Pin I/O      pin name      D2      | DQS-     DQS
|
| POWER and GND terminals with signal names
|
6 Pin Rail     signal name    VDD     | VDD      POWER
7 Pin Rail     signal name    VSS     | VSS      GND
|
8 Buffer I/O    pin name      A1      | DQ1      DQ
9 Buffer I/O    pin name      A2      | DQ2      DQ
10 Buffer I/O   pin name      A3      | DQ3      DQ
11 Buffer I/O   pin name      D1      | DQS+     DQS
12 Buffer I/O   pin name      D2      | DQS-     DQS
|
| POWER and GND terminals with signal names
|
13 Buffer Rail  signal name    VDD     | VDD      POWER
14 Buffer Rail  signal name    VSS     | VSS      GND
|
[End Interconnect Model]
[End Interconnect Model Set]

```

```

|*****
|
| Example 3: Single I/O Touchstone connection with one extra terminal for the
| N+1 .s2p reference connection terminal; [Interconnect Model Set] keyword
| stored in touchstone/ts sets.ims
|
[Interconnect Model Set]      A1 TS
|-----
[Interconnect Model]         A1 TS buf pin
File TS      dg ts buf pin.s2p
Number of terminals = 3
1 Pin I/O      pin name      A1
2 Buffer I/O    pin name      A1
3 Pulldown_ref pin_name      A1 | VSS reference for .s2p file
| Rail connections to Buffer I/O through
| [Pin Mapping] or a [Model] reference
| voltage used if no external rails

```

Formatted: Centered

```
[End Interconnect Model]
[End Interconnect Model Set]

|*****|
|
| Example 4: Single I/O pin documenting both IBIS-ISS and Touchstone files and
| showing that the File_TS Touchstone N+1 reference connection is to the VSS
| rail
|
[Interconnect Model Set]      A1 TS pad pin
|-----|
[Interconnect Model]          A1 TS pad pin
File TS                        dq ts pad pin.s2p
Number of terminals = 3
1 Pin I/O      pin name      A1
2 Pad I/O      pin name      A1
3 Pin Rail     signal name    VSS | VSS is reference for .s2p file
|                                     | Requires Pin Rail VSS connection
[End Interconnect Model]
[End Interconnect Model Set]

[Interconnect Model Set]      A1 ISS buf pad
|-----|
[Interconnect Model]          A1 ISS buf pad
File IBIS-ISS  dq iss buf pad.iss      DQ buf pad typ
Number of terminals = 3
1 Pad I/O      pin name      A1
2 Buffer I/O   pin name      A1
3 Pulldown ref pin name    A1
|
| [Pin Mapping] connections used to connect external rails; or default
| internal [Model] rails used if no external rails
|
[End Interconnect Model]
[End Interconnect Model Set]

| As an alternative formulation, the [Interconnect Model]s in two
| [Interconnect Model Set]s could be combined into one [Interconnect Model
| Set] describing the full connection of A1 from buffer to pin
|
|*****|
|
| Example 5: Full I/O IBIS-ISS configuration with PDN terminals in a separate
| [Interconnect Model Set]; when connected the individual Pin Rail
| terminals G1-G4 become shorted together with common VSS reference
|
[Interconnect Model Set]      Full ISS buf pin IO 1
|-----|
[Interconnect Model]          Full ISS buf pin IO
File IBIS-ISS  full buf pin.iss      full buf pin typ
Number of terminals = 13
1 Pin I/O      pin name      A1 | DQ1      DQ
2 Pin I/O      pin name      A2 | DQ2      DQ
3 Pin I/O      pin name      A3 | DQ3      DQ
4 Pin I/O      pin name      D1 | DQS+     DQS
5 Pin I/O      pin name      D2 | DQS-     DQS
```



```

6 Buffer I/O pin name A1 | DQ1 DQ
7 Buffer I/O pin name A2 | DQ2 DQ
8 Buffer I/O pin name A3 | DQ3 DQ
9 Buffer I/O pin name D1 | DQS+ DQS
10 Buffer I/O pin name D2 | DQS- DQS
11 Pin Rail signal name VSS | VSS GND
[End Interconnect Model]
[End Interconnect Model Set]

```

```

[Interconnect Model Set] Full ISS buf pin PDN 1
|-----
[Interconnect Model] Full ISS buf pin PDN 1
File IBIS-ISS full ISS buf pin pdn.iss full buf pin PDN typ
Number of terminals = 19
1 Pin Rail pin name P1 | VDD POWER
2 Pin Rail pin name P2 | VDD POWER
3 Pin Rail pin name P3 | VDD POWER
4 Pin Rail pin name P4 | VDD POWER
5 Pin Rail pin name P5 | VDD POWER
6 Pullup ref pin name A1 | DQ1 DQ
7 Pullup ref pin name A2 | DQ2 DQ
8 Pullup ref pin name A3 | DQ3 DQ
9 Pullup ref pin name D1 | DQS+ DQS
10 Pullup ref pin name D2 | DQS- DQS
11 Pin Rail pin name G1 | VSS GND
12 Pin Rail pin name G2 | VSS GND
13 Pin Rail pin name G3 | VSS GND
14 Pin Rail pin name G4 | VSS GND
15 Pulldown ref pin name A1 | DQ1 DQ
16 Pulldown ref pin name A2 | DQ2 DQ
17 Pulldown ref pin name A3 | DQ3 DQ
18 Pulldown ref pin name D1 | DQS+ DQS
19 Pulldown ref pin name D2 | DQS- DQS
[End Interconnect Model]
[End Interconnect Model Set]

```

```

|*****
|
| Example 6: Full IBIS-ISS IOs and separate PDNs, all with buf pad and
| pad pin [Interconnect Model]s in separate [Interconnect Model]s

```

```

[Interconnect Model Set] Full ISS buf pad pin PDN 4
|-----
[Interconnect Model] Full ISS pad pin IO
File IBIS-ISS full pad pin io.iss full pad pin IO typ
Number of terminals = 11
1 Pin I/O pin name A1 | DQ1 DQ
2 Pin I/O pin name A2 | DQ2 DQ
3 Pin I/O pin name A3 | DQ3 DQ
4 Pin I/O pin name D1 | DQS+ DQS
5 Pin I/O pin name D2 | DQS- DQS
|
6 Pad I/O pin name A1 | DQ1 DQ
7 Pad I/O pin name A2 | DQ2 DQ
8 Pad I/O pin name A3 | DQ3 DQ
9 Pad I/O pin name D1 | DQS+ DQS
10 Pad I/O pin name D2 | DQS- DQS

```

Formatted: Centered

```
11 Pin Rail      signal name  VSS
[End Interconnect Model]
```

```
[Interconnect Model]          Full ISS buf pad IO
File IBIS-ISS    full buf pad io.iss      full buf pad IO typ
Number of terminals = 11
1 Pad I/O       pin name      A1      | DQ1      DQ
2 Pad I/O       pin name      A2      | DQ2      DQ
3 Pad I/O       pin name      A3      | DQ3      DQ
4 Pad I/O       pin name      D1      | DQS+     DQS
5 Pad I/O       pin name      D2      | DQS-     DQS
|
6 Buffer I/O     pin name      A1      | DQ1      DQ
7 Buffer I/O     pin name      A2      | DQ2      DQ
8 Buffer I/O     pin name      A3      | DQ3      DQ
9 Buffer I/O     pin name      D1      | DQS+     DQS
10 Buffer I/O    pin name      D2      | DQS-     DQS
11 Buffer Rail   signal name  VSS
[End Interconnect Model]
```

```
[Interconnect Model]          Full ISS pad pin PDN
File IBIS-ISS    full iss pad pin pdn.iss  full iss pad pin PDN typ
Number of terminals = 14
1 Pin Rail      pin name      P1      | VDD      POWER
2 Pin Rail      pin name      P2      | VDD      POWER
3 Pin Rail      pin name      P3      | VDD      POWER
4 Pin Rail      pin name      P4      | VDD      POWER
5 Pin Rail      pin name      P5      | VDD      POWER
|
6 Pad Rail      pad name      VDD1    | VDD      POWER
7 Pad Rail      pad name      VDD2    | VDD      POWER
8 Pad Rail      pad name      VDD3    | VDD      POWER
|
9 Pin Rail      pin name      G1      | VSS      GND
10 Pin Rail     pin name      G2      | VSS      GND
11 Pin Rail     pin name      G3      | VSS      GND
12 Pin Rail     pin name      G4      | VSS      GND
|
13 Pad Rail     pad name      VSS1    | VSS      GND
14 Pad Rail     pad name      VSS2    | VSS      GND
[End Interconnect Model]
```

```
[Interconnect Model]          Full ISS buf pad PDN
File IBIS-ISS    full iss buf pad pdn.iss      full iss buf pad PDN typ
Number of terminals = 15
1 Pad Rail      pad name      VDD1    | VDD      POWER
2 Pad Rail      pad name      VDD2    | VDD      POWER
3 Pad Rail      pad name      VDD3    | VDD      POWER
|
4 Pullup_ref   pin name      A1      | DQ1      DQ
5 Pullup_ref   pin name      A2      | DQ2      DQ
6 Pullup_ref   pin name      A3      | DQ3      DQ
7 Pullup_ref   pin name      D1      | DQS+     DQS
8 Pullup_ref   pin name      D2      | DQS-     DQS
|
9 Pad Rail      pad name      VSS1    | VSS      GND
```

```

10 Pad Rail      pad name      VSS2 | VSS      GND
|
11 Pulldown ref pin name      A1   | DQ1      DQ
12 Pulldown ref pin name      A2   | DQ2      DQ
13 Pulldown ref pin name      A3   | DQ3      DQ
14 Pulldown ref pin name      D1   | DQS+     DQS
15 Pulldown ref pin name      D2   | DQS-     DQS
[End Interconnect Model]
[End Interconnect Model Set]

|*****
|
| Example 7: Full IBIS-ISS model with I/O only [Interconnect Model] and a
| separate PDN [Interconnect Model] with signal name qualifiers

[Interconnect Model Set]      Full ISS PDN sn 5
|-----
[Interconnect Model]          Full ISS buf pin IO
File IBIS-ISS      full buf pin.iss      full buf pin typ
Number of terminals = 11
1 Pin I/O      pin name      A1   | DQ1      DQ
2 Pin I/O      pin name      A2   | DQ2      DQ
3 Pin I/O      pin name      A3   | DQ3      DQ
4 Pin I/O      pin name      D1   | DQS+     DQS
5 Pin I/O      pin name      D2   | DQS-     DQS
6 Buffer I/O    pin name      A1   | DQ1      DQ
7 Buffer I/O    pin name      A2   | DQ2      DQ
8 Buffer I/O    pin name      A3   | DQ3      DQ
9 Buffer I/O    pin name      D1   | DQS+     DQS
10 Buffer I/O   pin name      D2   | DQS-     DQS
11 Pin Rail    signal name    VSS
[End Interconnect Model]

[Interconnect Model]          Full ISS buf pin PDN 2
File IBIS-ISS      full iss buf pin pdn 2.iss      full iss buf pad PDN 2
Number of terminals = 4
1 Pin Rail      signal name    VDD   | VDD      POWER
2 Buffer Rail    signal name    VDD   | VDD      POWER
3 Pin Rail      signal name    VSS   | VSS      GND
4 Buffer Rail    signal name    VSS   | VSS      GND
[End Interconnect Model]
[End Interconnect Model Set]

|*****
|
| Example 8: Same full IBIS-ISS model with PDN as in Example 7, but with the
| [Interconnect Model]s describing buf pad and pad pin connections
| separately

[Interconnect Model Set]      Full ISS buf pad pin PDN sn 6
|-----
[Interconnect Model]          Full ISS pad pin IO
File IBIS-ISS      full pad pin io.iss      full pad pin IO typ
Number of terminals = 11
1 Pin I/O      pin name      A1   | DQ1      DQ
2 Pin I/O      pin name      A2   | DQ2      DQ
3 Pin I/O      pin name      A3   | DQ3      DQ

```

Formatted: Centered

```

4 Pin I/O      pin name      D1      |      DQS+      DQS
5 Pin I/O      pin name      D2      |      DQS-      DQS
|
6 Pad I/O      pin name      A1      |      DQ1       DQ
7 Pad I/O      pin name      A2      |      DQ2       DQ
8 Pad I/O      pin name      A3      |      DQ3       DQ
9 Pad I/O      pin name      D1      |      DQS+      DQS
10 Pad I/O     pin name      D2      |      DQS-      DQS
11 Buffer Rail signal name    VSS
[End Interconnect Model]

[Interconnect Model]          Full ISS buf pad IO
File IBIS-ISS    full buf pad io.iss          full buf pad IO typ
Number of terminals = 11
1 Pad I/O      pin name      A1      |      DQ1       DQ
2 Pad I/O      pin name      A2      |      DQ2       DQ
3 Pad I/O      pin name      A3      |      DQ3       DQ
4 Pad I/O      pin name      D1      |      DQS+      DQS
5 Pad I/O      pin name      D2      |      DQS-      DQS
|
6 Buffer I/O    pin name      A1      |      DQ1       DQ
7 Buffer I/O    pin name      A2      |      DQ2       DQ
8 Buffer I/O    pin name      A3      |      DQ3       DQ
9 Buffer I/O    pin name      D1      |      DQS+      DQS
10 Buffer I/O   pin name      D2      |      DQS-      DQS
11 Pin Rail    signal name    VSS
[End Interconnect Model]

[Interconnect Model]          Full ISS pad pin PDN 3
File IBIS-ISS    full iss pad pin pdn 3.iss  full iss pad pin pdn 3
Number of terminals = 4
1 Pin Rail    signal name    VDD      |      VDD       POWER
2 Pad Rail    signal name    VDD      |      VDD       POWER
3 Pin Rail    signal name    VSS      |      VSS       GND
4 Pad Rail    signal name    VSS      |      VSS       GND
[End Interconnect Model]

[Interconnect Model]          Full ISS buf pad PDN 3
File IBIS-ISS    full iss buf pad pdn 3.iss  full iss buf pad pdn 3
Number of terminals = 4
1 Buffer Rail  signal name    VDD      |      VDD       POWER
2 Pad Rail    signal name    VDD      |      VDD       POWER
3 Buffer Rail  signal name    VSS      |      VSS       GND
4 Pad Rail    signal name    VSS      |      VSS       GND
[End Interconnect Model]
[End Interconnect Model Set]

|*****
|
| Example 9: Same full IBIS-ISS configuration with PDN as in Example 8, except
| that I/O connections are direct from buf pin while the PDN connections are
| from buf pad and pad pin using the signal name qualifier
|
[Interconnect Model Set]      Full ISS IO buf pad pin PDN sn 7
|-----
[Interconnect Model]          Full ISS buf pin IO
File IBIS-ISS    full buf pin.iss          full buf pin typ

```

```

Number of terminals = 11
1 Pin I/O      pin name      A1 | DQ1      DQ
2 Pin I/O      pin name      A2 | DQ2      DQ
3 Pin I/O      pin name      A3 | DQ3      DQ
4 Pin I/O      pin name      D1 | DQS+     DQS
5 Pin I/O      pin name      D2 | DQS-     DQS
6 Buffer I/O    pin name      A1 | DQ1      DQ
7 Buffer I/O    pin name      A2 | DQ2      DQ
8 Buffer I/O    pin name      A3 | DQ3      DQ
9 Buffer I/O    pin name      D1 | DQS+     DQS
10 Buffer I/O   pin name      D2 | DQS-     DQS
11 Pin Rail    signal name   VSS
[End Interconnect Model]

[Interconnect Model]          Full ISS pad pin PDN 3
File IBIS-ISS    full iss pad pin pdn 3.iss    full iss pad pin pdn 3
Number of terminals = 4
1 Pin Rail      signal name   VDD | VDD      POWER
2 Pad Rail      signal name   VDD | VDD      POWER
3 Pin Rail      signal name   VSS | VSS      GND
4 Pad Rail      signal name   VSS | VSS      GND
[End Interconnect Model]

[Interconnect Model]          Full ISS buf pad PDN 3
File IBIS-ISS    full iss buf pad pdn 3.iss    full iss buf pad pdn 3
Number of terminals = 4
1 Buffer Rail    signal name   VDD | VDD      POWER
2 Pad Rail      signal name   VDD | VDD      POWER
3 Buffer Rail    signal name   VSS | VSS      GND
4 Pad Rail      signal name   VSS | VSS      GND
[End Interconnect Model]
[End Interconnect Model Set]

|*****
|
| Example 10: Terminals A1 A3 set up for and IBIS-ISS connections with coupling
| for cross-talk analysis - Aggressor Only terminals at the Buffer are
| designated

[Interconnect Model Set]      A1 A3 DQ TS XTALK
|-----
[Interconnect Model]          A1 A3 DQ TS buf pin XTALK
File TS    dq buf pin xtalk.s6p
Number of terminals = 7
1 Pin I/O      pin name      A1    Aggressor Only
2 Buffer I/O    pin name      A1    Aggressor Only
3 Pin I/O      pin name      A2
4 Buffer I/O    pin name      A2
5 Pin I/O      pin name      A3    Aggressor Only
6 Buffer I/O    pin name      A3    Aggressor Only
7 Pulldown ref pin name      A1
[End Interconnect Model]
[End Interconnect Model Set]

|*****
|
| Example 11: Same as Example 10, but with a PDN network added

```

Formatted: Centered

```

[Interconnect Model Set]      A1 A3 DQ TS XTALK ISS PDN
|-----
[Interconnect Model]        A1 A3 DQ TS buf pin XTALK
File TS dq buf pin xtalk.s6p
Number of terminals = 7
1 Pin I/O      pin name      A1      Aggressor Only
2 Buffer I/O   pin name      A1      Aggressor Only
3 Pin I/O     pin name      A2
4 Buffer I/O   pin name      A2
5 Pin I/O     pin name      A3      Aggressor Only
6 Buffer I/O   pin name      A3      Aggressor Only
7 Pulldown ref pin name    A1
[End Interconnect Model]

[Interconnect Model]        Full ISS buf pin PDN 2
File IBIS-ISS full iss buf pin pdn 2.iss full iss buf pad PDN 2
Number of terminals = 4
1 Pin Rail    signal name  VDD    |    VDD      POWER
2 Buffer Rail  signal name  VDD    |    VDD      POWER
3 Pin Rail    signal name  VSS    |    VSS      GND
4 Buffer Rail  signal name  VSS    |    VSS      GND
[End Interconnect Model]
[End Interconnect Model Set]

|*****
|
| Examples 12 and 13 apply to the configuration below

[Pin] signal name model name      R pin  L pin  C pin
A1 DQ1      DQ
A2 DQ2      DQ
A3 DQ3      DQ
A4 DQ4      DQ
P1 VDD      POWER
P2 VDD      POWER
G1 VSS      GND
G2 VSS      GND

[Bus Label] signal name
VDD1      VDD
VDD2      VDD

[Pin Mapping] pulldown ref pullup ref gnd clamp ref power clamp ref ext ref
A1      VSS      VDD1      NC      NC      NC
A2      VSS      VDD1      NC      NC      NC
A3      VSS      VDD2      NC      NC      NC
A4      VSS      VDD2      NC      NC      NC
| Entries below may optionally be deleted and replaced with [Bus Label] per
| [Bus Label] and [Pin Mapping] rules
P1      NC      VDD1      NC      NC      NC
P2      NC      VDD2      NC      NC      NC
G1      VSS      NC      NC      NC      NC
G2      VSS      NC      NC      NC      NC

|*****
|

```

Formatted: Centered

| Example 12: Full IBIS-ISS configuration with PDN described using both
| bus label and signal name qualifiers for the Rails

```
[Interconnect Model Set]      Full ISS IO PDN bl sn 6
|-----
[Interconnect Model]         Full ISS buf pin IO 4
File IBIS-ISS      full iss buf pin io 4.iss      full iss buf pin IO 4 typ
Number of terminals = 9
1 Pin I/O      pin name      A1      | DQ1      DQ
2 Pin I/O      pin name      A2      | DQ2      DQ
3 Pin I/O      pin name      A3      | DQ3      DQ
4 Pin I/O      pin name      A4      | DQ4      DQ
5 Buffer I/O    pin name      A1      | DQ1      DQ
6 Buffer I/O    pin name      A2      | DQ2      DQ
7 Buffer I/O    pin name      A3      | DQ3      DQ
8 Buffer I/O    pin name      A4      | DQ4      DQ
9 Pin Rail     signal name    VSS
[End Interconnect Model]
```

```
[Interconnect Model]         Full ISS PDN bl sn
File IBIS-ISS      buf pin pdn.iss      buf pin PDN typ
Number of terminals = 5
1 Pin Rail     signal name    VDD      | VDD      POWER
2 Pin Rail     signal name    VSS      | VSS      GND
|
3 Buffer Rail   bus label      VDD1     | VDD      POWER
4 Buffer Rail   bus label      VDD2     | VDD      POWER
5 Buffer Rail   signal name    VSS      | VSS      GND
[End Interconnect Model]
[End Interconnect Model Set]
```

| The EDA tool connects the terminals and pins as follows:

- | 1 Pins P1 and P2
- | 2 Pins G1 and G2
- | 3 Pullup ref of buffers A1 and A2
- | 4 Pullup ref of buffers A3 and A4
- | 5 Pulldown ref of buffers A1, A2, A3 and A4

| *****
|
| Example 13: Same as Example 12, but adds decoupling capacitors at the buffer
| interface in separate Interconnect Models to show how single-interface
| Interconnect Models with rail-only terminals can be used

```
[Interconnect Model Set]      Full ISS IO PDN bl sn 7
|-----
[Interconnect Model]         Full ISS buf pin IO 4
File IBIS-ISS      full iss buf pin io 4.iss      full iss buf pin IO 4 typ
Number of terminals = 9
1 Pin I/O      pin name      A1      | DQ1      DQ
2 Pin I/O      pin name      A2      | DQ2      DQ
3 Pin I/O      pin name      A3      | DQ3      DQ
4 Pin I/O      pin name      A4      | DQ4      DQ
5 Buffer I/O    pin name      A1      | DQ1      DQ
```

Formatted: Centered

```

6 Buffer I/O pin name A2 | DQ2 DQ
7 Buffer I/O pin name A3 | DQ3 DQ
8 Buffer I/O pin name A4 | DQ4 DQ
9 Pin Rail signal name VSS
[End Interconnect Model]

```

```

[Interconnect Model] Full ISS PDN bl sn
File IBIS-ISS buf pin pdn.iss buf pin PDN typ
Number of terminals = 5
1 Pin Rail signal name VDD | VDD POWER
2 Pin Rail signal name VSS | VSS GND
|
3 Buffer Rail bus label VDD1 | VDD POWER
4 Buffer Rail bus label VDD2 | VDD POWER
5 Buffer Rail signal name VSS | VSS GND
[End Interconnect Model]

```

```

[Interconnect Model] Decap1
File IBIS-ISS buf pin pdn.iss single decoupling cap model
Number of terminals = 2
1 Buffer Rail bus label VDD1 | VDD POWER
2 Buffer Rail signal name VSS | VSS GND
[End Interconnect Model]

```

```

[Interconnect Model] Decap2
File IBIS-ISS buf pin pdn.iss single decoupling cap model
Number of terminals = 2
1 Buffer Rail bus label VDD2 | VDD POWER
2 Buffer Rail signal name VSS | VSS GND
[End Interconnect Model]
[End Interconnect Model Set]

```

```

|*****
|
| Example 14: Full IBIS-ISS configuration with I/Os (and no PDN) and using
| A gnd to connect some I/O terminals and the VSS terminal to the simulator
| global reference node.
|
| A gnd is used to connect the VSS subcircuit terminal located as its
| first terminal to the simulator global reference, and A gnd is also used to
| connect some I/O terminals (3 and 7) to the simulator global reference.

```

```

[Interconnect Model Set] Full ISS IO with A gnd
|-----
[Interconnect Model] Full ISS IO A gnd
File IBIS-ISS full iss buf pin io 4.iss full iss buf pin IO 4 A gnd typ
Number of terminals = 9
1 A gnd | VSS terminal connected to simulator
| global reference
2 Pin I/O pin name A1 | DQ1 DQ
3 A gnd | DQ2 DQ A2 connected to
| simulator global reference
4 Pin I/O pin name A3 | DQ3 DQ
5 Pin I/O pin name A4 | DQ4 DQ
6 Buffer I/O pin name A1 | DQ1 DQ
7 A gnd | DQ2 DQ A2 connected to

```

Formatted: Centered


```

| simulator global reference
8 Buffer I/O pin name A3 | DQ3 DQ
9 Buffer I/O pin name A4 | DQ4 DQ
[End Interconnect Model]
[End Interconnect Model Set]

| *****
|
| Example 15: Full Touchstone configuration with I/Os and A_gnd reference,
| but without any PDN.
|
| A_gnd can be used only at the N+1th terminal number as a reference.
[Interconnect Model Set] Full TS IO A_gnd reference
|-----
[Interconnect Model] Full TS IO A_gnd reference
File TS full ts buf pin io.s8p
Number of terminals = 9
Full TS IO A_gnd reference
1 Pin I/O pin name A1 | DQ1 DQ
2 Pin I/O pin name A2 | DQ2 DQ
3 Pin I/O pin name A3 | DQ3 DQ
4 Pin I/O pin name A4 | DQ4 DQ
5 Buffer I/O pin name A1 | DQ1 DQ
6 Buffer I/O pin name A2 | DQ2 DQ
7 Buffer I/O pin name A3 | DQ3 DQ
8 Buffer I/O pin name A4 | DQ4 DQ
9 A_gnd | Reference terminal connected to
| simulator global reference
[End Interconnect Model]
[End Interconnect Model Set]

```

```

| *****

```

Keyword: [End Interconnect Model]
Required: Yes, for each instance of the [Interconnect Model] keyword
Description: Indicates the end of the Interconnect Model data.
Example:
[End Interconnect Model]

Formatted: Font: Not Bold

Formatted: Font: 12 pt

Formatted: Centered

12 EMI PARAMETERS

There are two sections here: one for a [Component] and one for a [Model].

This section describes the structure of the EMI parameters under a top-level [Component] keyword. It is used to describe the EMI parameters associated with a [Component]. The parameters shall be surrounded by the [Begin EMI Component] and [End EMI Component] keywords.

The following keywords are defined:

[Begin EMI Component]
 [End EMI Component]
 [Pin EMI]
 [Pin Domain EMI]

The following subparameters are defined:

Domain
Cpd
C_Heatsink_gnd
C_Heatsink_float

Keyword: **[Begin EMI Component]**

Required: No

Description: Marks the beginning of the Component EMI parameters.

Sub-Params: Domain, Cpd, C_Heatsink_gnd, C_Heatsink_float

Domain indicates whether the component is digital, analog, or part digital part analog. Analog circuits are more susceptible to low-level noise. Analog circuits operate at very low signal levels (mV or uV) and can contain high gain amplifiers. In contrast, digital circuits operate at relatively large signal levels (compared to analog circuits).

The syntax for Domain is:

Domain Domain_value

where Domain_value is an enumerated argument, and is one of:

Digital, Analog, Digital_analog

This subparameter is optional. If not entered, the default is Digital.

Cpd is the power dissipation capacitance parameter. Cpd (Power Dissipation Capacitance) is the internal parasitic capacitance (e.g., gate-to-source and gate-to-drain capacitance) plus the equivalent capacitance associated with the through currents when both transistors (n-channel and p-channel) are momentarily conducting.

Cpd is typically for CMOS devices, and helps provide a more accurate estimation of the power bus current, and therefore the noise voltage on the power bus. If the high frequency noise on the power bus (due to switching of digital circuits) is known, then the radiation can be calculated.

Sometimes Iccd (Dynamic power supply current) is found in databooks. It is normally given for FACT families. Iccd is specified in units of mA/MHz.

Cpd can be calculated from Iccd by the equation:

Formatted: Centered

$$Cpd (nF) = Iccd (mA/MHz) / Vcc (V).$$

The syntax for Cpd is:

Cpd = capacitance value

The units of capacitance value are farads.

This subparameter is optional. If not entered, the default is 0.0 F.

C_Heatsink_Float and C_Heatsink_Gnd define the heatsink capacitance and connection conditions.

C_Heatsink_Float indicates that the heatsink is floating, and C_Heatsink_Gnd indicates that the heatsink is grounded.

Internal currents inside a (high speed) IC can be closely coupled onto a heatsink. As the heatsink is physically much larger than the IC silicon chip and bond wires, it is a more efficient radiator.

Knowing the capacitance of the heatsink, the radiated electric field can be estimated.

Only one of these subparameters can be defined. It is not legal to define both. It is legal to omit both. In this case it means that a heatsink is not present.

The subparameter takes one argument: the heatsink capacitance.

The syntax for Heatsink_cap is:

C_Heatsink_float = capacitance value

C_Heatsink_gnd = capacitance value

The units for capacitance value are farads.

This subparameter is optional. If not entered, the default is that the component does not have a heatsink.

Keyword: [End EMI Component]

Required: No

Description: Marks the end of the Component EMI parameters.

Example:

```
[Begin EMI Component]
Domain           Digital
Cpd              = 6.4pF
C_Heatsink_gnd  = 3.4pF
[End EMI Component]
```

Keyword: [Pin EMI]

Required: No

Description: Specifies the EMI parameters for a Pin.

Sub-Params: domain_name, clock_div

Usage Rules: Each line must contain three columns. The first column shall contain the pin name. This pin name shall match a pin name in the [Pin] keyword. (The pin name is the first column in the [Pin] record.)

Formatted: Tab stops: 1.5", Left

Formatted: Centered

The second column is the domain name. This specifies the clock domain for that pin. This is used by [Pin Domain EMI]. The field should be set to NA if unused.

The default for domain name is that the percentage of power used is 100%.

The third column is the clock division. This is the ratio of the frequency at this pin to the reference pin. The reference pin is always set to "1.0". The ratio is a floating point number. The choice of the reference pin does not matter as this information is pin to pin ratios. It is suggested that the pin with the maximum frequency is chosen as the reference.

The field should be set to NA if unused.

The default for clock div is 1.0.

Column length limits are:

pin name 5 characters max
domain name 20 characters max
clock div 5 characters max

It is not a requirement to specify every pin. An undefined pin will default to 100% power usage for domain name, and 1.0 for clock div.

Keyword: [Pin Domain EMI]

Required: No

Description: Specifies the percentage of power used in each clock domain.

Sub-Params: percentage

Usage Rules: Each line must contain two columns. The first column must contain the domain name. This name must match a domain name in the [Pin EMI] keyword. (The domain name is the second column in that record.)

The percentage represents a user definable percentage of the power used by that domain. It is an integer in the range 0 < percentage =< 100.

Column length limits are:

domain name 20 characters max
percentage 5 characters max

Example:

```
[Begin EMI Component]
Domain        Digital
Cpd           = 6.4pF
|
[Pin EMI]    domain name   clock div
4            MEM            0.5
5            MEM            0.5
7            NA              0.5                | domain name defaults to 100%
8            RIOG            NA                 | clock div defaults to 1.0
14           CPU            1.0
15           RIOG            0.5
|
```

Formatted: Centered

```

[Pin Domain EMI]  percentage
CPU               40
MEM               30
RLOG              30
|
[End EMI Component]

```

This section describes the structure of the EMI parameters under a top-level [Model] keyword. It is used to describe the EMI parameters associated with a [Model]. The parameters must be surrounded by the [Begin EMI Model] and [End EMI Model] keywords.

The following keywords are defined:

```

[Begin EMI Model]
[End EMI Model]

```

The following subparameters are defined:

```

Model_emi_type
Model_Domain

```

Keyword: **[Begin EMI Model]**

Required: No

Description: Marks the beginning of the Model EMI parameters.

Sub-Params: Model_emi_type, Domain

Model_emi_type indicates whether the model (for this pin) is a ferrite or not.

The syntax for Model_emi_type is:

```

Model_emi_type Model_emi_type_value

```

where Model_emi_type_value is an enumerated argument, and is one of:

```

Ferrite, Not a ferrite

```

If not entered (the default), the model is Not a ferrite.

Model_Domain indicates whether the model is digital or analog. This is only used if the [Component EMI] Domain is set to Digital analog. If the [Component EMI] Domain is set to anything else, Model_Domain is ignored.

The syntax for Domain is:

```

Model_Domain Domain_value

```

where Domain_value is one of:

```

Digital, Analog

```

If not entered, the default is to use the [Component EMI] Domain setting and its default.

Formatted: Centered

Keyword: **[End EMI Model]**

Required: No

Description: Marks the end of the Model EMI parameters.

Example:

```
[Begin EMI Model]
Domain           Analog
Model emi type   Ferrite
[End EMI Model]
```

Formatted: Centered