## IBIS

# (I/O Buffer Information Specification) 

Version 5.0

Ratified August 29, 2008


```
|================================================================================
I/O Buffer Information Specification (IBIS) Version 5.0 (August 29, 2008)
|
| IBIS is a standard for electronic behavioral specifications of integrated
| circuit input/output analog characteristics.
|
| Copyright (c) IBIS Open Forum 2008
```




```
|
| T A B L E O F C O N T E N T S
|
```




```
|
| Section 1 .... GENERAL INTRODUCTION
| Section 2 .... STATEMENT OF INTENT
| Section 3 .... GENERAL SYNTAX RULES AND GUIDELINES
| Section 3a ... KEYWORD HIERARCHY
| Section 4 .... FILE HEADER INFORMATION
| Section 5 .... COMPONENT DESCRIPTION
| Section 6 .... MODEL STATEMENT
| Section 6a ... ADD SUBMODEL DESCRIPTION
| Section 6b ... MULTI-LINGUAL MODEL EXTENSIONS
| Section 6c ... ALGORITHMIC MODELING INTERFACE (AMI)
| Section 7 .... PACKAGE MODELING
| Section 8 .... ELECTRICAL BOARD DESCRIPTION
| Section 9 .... NOTES ON DATA DERIVATION METHOD
| Section 10 ... NOTES ON ALGORITHMIC MODELING INTERFACE AND PROGRAMMING GUIDE
| Section 11 ... EMI PARAMETERS
|
```



Section 1 GENERAL INTRODUCTION ..... 8
Section 2 STATEMENT OF INTENT ..... 9
Section 3 GENERAL SYNTAX RULES AND GUIDELINES ..... 11
Section 3a KEYWORD HIERARCHY ..... 13
Section 4 FILE HEADER INFORMATION ..... 19
[IBIS Ver] ..... 19
[Comment Char] ..... 19
[File Name] ..... 19
[File Rev] ..... 20
[Date],[Source],[Notes],[Disclaimer],
[Copyright] ..... 20
Section 5 COMPONENT DESCRIPTION ..... 21
[Component] ..... 21
[Manufacturer] ..... 21
[Package] ..... 21
[Pin] ..... 22
[Package Model] ..... 23
[Alternate Package Models],
[End Alternate Package Models] ..... 23
[Pin Mapping] ..... 24
[Diff Pin] ..... 27
[Series Pin Mapping] ..... 28
[Series Switch Groups] ..... 30
[Model Selector] ..... 31
Section 6 MODEL STATEMENT ..... 33
[Model] ..... 33
[Model Spec] ..... 37
[Receiver Thresholds] ..... 44
[Add Submodel] ..... 47
[Driver Schedule] ..... 48
[Temperature Range] ..... 52
[Voltage Range] ..... 52
[Pullup Reference] ..... 53
[Pulldown Reference] ..... 53
[POWER Clamp Reference] ..... 53
[GND Clamp Reference] ..... 53
[External Reference] ..... 54
[TTgnd],
[TTpower] ..... 54
[Pulldown],
[Pullup],
[GND Clamp],
[POWER Clamp] ..... 55
[ISSO PD],
[ISSO PU] ..... 58
[Rgnd],
[Rac],
[Cac] ..... 63
[On],
[Off] ..... 65
[R Series],
[L Series],
[R1 Series],
[C Series],
[Lc Series],
[Rc Series] ..... 65
[Series Current] ..... 66
[Series MOSFET] ..... 67
[Ramp] ..... 70
[Rising Waveform],
[Falling Waveform] ..... 71
[Composite Current] ..... 74
[Test Data] ..... 79
[Rising Waveform Near],
[Falling Waveform Near],
[Rising Waveform Far],
[Falling Waveform Far],
[Diff Rising Waveform Near],
[Diff Falling Waveform Near],
[Diff Rising Waveform Far],
[Diff Falling Waveform Far] ..... 79
[Test Load] ..... 81
Section 6a ADD SUBMODEL DESCRIPTION ..... 83
[Submodel] ..... 84
[Submodel Spec]. ..... 85
[GND Pulse Table], [POWER Pulse Table] ..... 86
Section 6b MULTI-LINGUAL MODEL EXTENSIONS ..... 98
[External Model],
[End External Model] ..... 105
[External Circuit],
[End External Circuit] ..... 125
[Node Declarations],
[End Node Declarations] ..... 132
[Circuit Call],
[End Circuit Call]. ..... 133
Section 6c ALGORITHMIC MODELING INTERFACE (AMI) ..... 139
INTRODUCTION ..... 139
GENERAL ASSUMPTIONS ..... 139
DEFINITIONS ..... 140
Notes ..... 141
[Algorithmic Model],
[End Algorithmic Model] ..... 142
Section 7 PACKAGE MODELING ..... 151
[Define Package Model] ..... 152
[Manufacturer] ..... 152
[OEM] ..... 152
[Description] ..... 153
[Number Of Sections] ..... 153
[Number Of Pins] ..... 153
[Pin Numbers] ..... 153
[Model Data] ..... 156
[End Model Data] ..... 156
[Resistance Matrix],
[Inductance Matrix],
[Capacitance Matrix] ..... 156
[Row] ..... 158
[Bandwidth] ..... 159
[End Package Model] ..... 161
Section 8 ELECTRICAL BOARD DESCRIPTION ..... 165
[Begin Board Description] ..... 166
[Manufacturer] ..... 166
[Number Of Pins]. ..... 166
[Pin List] ..... 167
[Path Description] ..... 167
[Reference Designator Map] ..... 172
[End Board Description] ..... 173
[End] ..... 173
Section 9 NOTES ON DATA DERIVATION METHOD ..... 174
I-V Tables ..... 175
Voltage Ranges ..... 175
Ramp Rates ..... 176
Transit Time Extractions ..... 177
Series MOSFET Table Extractions ..... 178
Section 10 NOTES ON ALGORITHMIC MODELING INTERFACE AND PROGRAMMING GUIDE ..... 180
1 OVERVIEW ..... 181
2 APPLICATION SCENARIOS ..... 181
2.1 Linear, Time-invariant Equalization Model ..... 181
2.2 Nonlinear, and / or Time-variant Equalization Model ..... 182
2.3 Reference system analysis flow ..... 183
3 FUNCTION SIGNATURES ..... 185
3.1 AMI_Init ..... 185
3.1.1 Declaration ..... 185
3.1.2 Arguments. ..... 185
3.1.2.1 impulse_matrix ..... 185
3.1.2.2 row_size ..... 185
3.1.2.3 aggressors ..... 185
3.1.2.4 sample_interval ..... 186
3.1.2.5 bit_time ..... 186
3.1.2.6 AMI_parameters (_in and _out) ..... 186
3.1.2.7 AMI_memory_handle ..... 187
3.1.2.8 msg (optional) ..... 187
3.1.3 Return Value ..... 188
3.2 AMI_GetWave. ..... 188
3.2.1 Declaration ..... 188
3.2.2 Arguments. ..... 188
3.2.2.1 wave ..... 188
3.2.2.2 wave_size ..... 188
3.2.2.3 clock_times ..... 189
3.2.2.4 AMI_parameters_out (optional) ..... 189
3.2.2.5 AMI_memory ..... 189
3.2.2.6 Return Value ..... 189
3.3 AMI_Close. ..... 189
3.3.1 Declaration ..... 189
3.3.2 Arguments ..... 189
3.3.2.1 AMI_memory ..... 189
3.3.3 Return Value ..... 189
4 CODE SEGMENT EXAMPLES ..... 190
Section 11 EMI PARAMETERS ..... 191
[Begin EMI Component] ..... 191
[End EMI Component] ..... 193
[Pin EMI] ..... 193
[Pin Domain EMI] ..... 194
[Begin EMI Model] ..... 195
[End EMI Model] ..... 196



```
|
Section 1
G E N E R A L
    I N T R O D U C T I O N
```




```
This section gives a general overview of the remainder of this document.
|
Sections 2 and 3 contain general information about the IBIS versions and the
general rules and guidelines. Several progressions of IBIS documents are
referenced in Section 2 and in the discussion below. They are IBIS Version
|.1 (ratified August 1993), IBIS Version 2.1 (ratified as ANSI/EIA-656 in
| December 1995), IBIS Version 3.2 (ratified as ANSI/EIA-656-A in October 1999
and renewed on August 17, 2005), IBIS Version 4.2 (ratified as
ANSI/EIA-656-B on March 1, 2007), and IBIS Version 5.0 (ratified on
August 29, 2008)
|
The functionality of IBIS follows in Sections 4 through 8. Sections 4
through 6 describe the format of the core functionality of IBIS Version 1.1
and the extensions in later versions. The data in these sections are
contained in .ibs files. Section 7 describes the package model format of
IBIS Version 2.1 and a subsequent extension. Package models can be
formatted within .ibs files or can be formatted (along with the Section 4
file header keywords) as .pkg files. Section 8 contains the Electrical
Board Description format of IBIS Version 3.2. Along with Section 4 header
information, electrical board descriptions must be contained in separate
.ebd files.
|
Sections 6c, 10, and 11 are new in IBIS Version 5.0 and contain reference
and modeling information related to the algorithmic modeling interface
support, and EMI parameters
Section 9 contains some notes regarding the extraction conditions and data
requirements for IBIS files. This section focuses on implementation
conditions based on measurement or simulation for gathering the IBIS
compliant data.
|
|===================================================================================
|=======================================================================================
```




```
|
```


## Section 2

## 


$\mid==============================================================================$

In order to enable an industry standard method to electronically transport IBIS modeling data between semiconductor vendors, EDA tool vendors, and end customers, this template is proposed. The intention of this template is to specify a consistent format that can be parsed by software, allowing EDA tool vendors to derive models compatible with their own products.

One goal of this template is to represent the current state of IBIS data, while allowing a growth path to more complex models / methods (when deemed appropriate). This would be accomplished by a revision of the base template, and possibly the addition of new keywords or categories.
|

Another goal of this template is to ensure that it is simple enough for
semiconductor vendors and customers to use and modify, while ensuring that it is rigid enough for EDA tool vendors to write reliable parsers.

Finally, this template is meant to contain a complete description of the I/O elements on an entire component. Consequently, several models will need to be defined in each file, as well as a table that equates the appropriate buffer to the correct pin and signal name.

Version 5.0 of this electronic template was finalized by an industry-wide
group of experts representing various companies and interests. Regular "EIA IBIS Open Forum" meetings were held to accomplish this task. |

Commitment to Backward Compatibility. Version 1.0 is the first valid IBIS
| ASCII file format. It represents the minimum amount of I/O buffer
information required to create an accurate IBIS model of common CMOS and bipolar I/O structures. Future revisions of the ASCII file will add items considered to be "enhancements" to Version 1.0 to allow accurate modeling of new, or other I/O buffer structures. Consequently, all future revisions will be considered supersets of Version 1.0, allowing backward compatibility. In addition, as modeling platforms develop support for revisions of the IBIS ASCII template, all previous revisions of the template must also be supported.

Version 1.1 update. The file "verl 1.ibs" is conceptually the same as the 1.0 version of the IBIS ASCII format (ver1_0.ibs). However, various comments have been added for further clarification.

Version 2.0 update. The file "ver2 0.ibs" maintains backward compatibility with Versions 1.0 and 1.1. All new keywords and elements added in Version 2.0 are optional. A complete list of changes to the specification is in the IBIS Version 2.0 Release Notes document ("ver2_0.rn.txt").

Version 2.1 update. The file "ver2 1.ibs" contains clarification text changes, corrections, and two additíonal waveform parameters beyond Version 2.0.

Version 3.0 update. The file "ver3_0.ibs" adds a number of new keywords and functionality. A complete list of functions can be found on eda.org under /pub/ibis/birds/birddir.txt showing the approved Buffer Issue Resolution Documents (BIRDs) that have been approved for Version 3.0.

Version 3.1 update. The file "ver3_1.ibs" contains a major reformatting of the document and a simplification of the wording. It also contains some new technical enhancements that were unresolved when Version 3.0 was approved.
|
Version 3.2 update. The file "ver3 2.ibs" adds more technical advances and also a number of editorial changes documented in 12 BIRDs and also in responses to public letter ballot comments.

Version 4.0 update. This file "ver4_0.ibs" adds more technical advances and a few editorial changes documented in 11 BIRDs.
|
Version 4.1 update. This file "ver4_1.ibs" adds more technical advances and a few editorial changes documented in 10 BIRDs.

Version 4.2 Update. This file "ver4_2.ibs" adds more technical advances and and some editorial changes documented in 13 BIRDs.
|
Version 5.0 Update. This file "ver5_0.ibs" adds more technical advances and and some editorial changes documented in 10 BIRDs.
|



```
====================================================================================
| ====================================================================================
```


## Section 3

```
|
    GENER RAL S Y NTAAX R U L E S A N D G U I D E L I N E S
| =====================================================================================
|====================================================================================
This section contains general syntax rules and guidelines for ASCII IBIS
files:
1) The content of the files is case sensitive, except for reserved
        words and keywords.
    2) The following words are reserved words and must not be used for
        any other purposes in the document:
        POWER - reserved model name, used with power supply pins,
        GND - reserved model name, used with ground pins,
        NC - reserved model name, used with no-connect pins,
        NA - used where data not available,
        CIRCUITCALL - used for circuit call references in Section 6b.
3) To facilitate portability between operating systems, file names used in
        the IBIS file must only have lower case characters. File names should
        have a basename of no more than forty (40) characters followed by a
        period ('.') , followed by a file name extension of no more than three
        characters. The file name and extension must use characters from the
        set (space, ' ', 0x20 is not included):
    a b c d e f gh i j k l m n o p qres t u v w x y z
    0 1 2 3 4 5 6 7 8 9 ^ $ ~ ! # % & - { } ) ( @ '`
        The file name and extension are recommended to be lower case on
        systems that support such names.
    4) A line of the file may have at most 120 characters, followed by a line
        termination sequence. The line termination sequence must be one of the
        following two sequences: a linefeed character, or a carriage return
        followed by linefeed character.
5) Anything following the comment character is ignored and considered a
        comment on that line. The default "|" (pipe) character can be changed
        by the keyword [Comment Char] to any other character. The [Comment Char]
        keyword can be used anywhere in the file as desired.
    6) Keywords must be enclosed in square brackets, [], and must start in
        column 1 of the line. No space or tab is allowed immediately after the
        opening bracket '[' or immediately before the closing bracket ']'. If
        used, only one space (' ') or underscore ('_') character separates the
        parts of a multi-word keyword.
7) Underscores and spaces are equivalent in keywords. Spaces are not
        allowed in subparameter names.
```

```
    8) Valid scaling factors are:
\begin{tabular}{lll}
\(\mathrm{T}=\) tera & \(\mathrm{k}=\) kilo & \(\mathrm{n}=\) nano \\
\(\mathrm{G}=\) giga & \(\mathrm{m}=\) milli & \(\mathrm{p}=\) pico \\
\(\mathrm{M}=\) mega & \(\mathrm{u}=\) micro & \(\mathrm{f}=\) femto
\end{tabular}
When no scaling factors are specified, the appropriate base units are assumed. (These are volts, amperes, ohms, farads, henries, and seconds.) The parser looks at only one alphabetic character after a numerical entry, therefore it is enough to use only the prefixes to scale the parameters. However, for clarity, it is allowed to use full abbreviations for the units, (e.g., pF, nH, mA, mOhm). In addition, scientific notation IS allowed (e.g., 1.2345e-12).
9) The I-V data tables should use enough data points around sharply curved areas of the \(I-V\) curves to describe the curvature accurately. In linear regions there is no need to define unnecessary data points.
10) The use of tab characters is legal, but they should be avoided as much as possible. This is to eliminate possible complications that might arise in situations when tab characters are automatically converted to multiple spaces by text editing, file transferring and similar software. In cases like that, lines might become longer than 120 characters, which is illegal in IBIS files.
11) Currents are considered positive when their direction is into the component.
12) All temperatures are represented in degrees Celsius.
13) Important supplemental information is contained in the last section, "NOTES ON DATA DERIVATION METHOD", concerning how data values are derived.
14) Only ASCII characters, as defined in ANSI Standard X3.4-1986, may be used in an IBIS file. The use of characters with codes greater than hexadecimal 07E is not allowed. Also, ASCII control characters (those numerically less than hexadecimal 20) are not allowed, except for tabs or in a line termination sequence. As mentioned in item 10 above, the use of tab characters is discouraged.
```



```
================================================================================12
```




## Section 3a

## K E Y W O R D <br> H I E R A R C H Y




```
.ibs FILE
---------
|-- File Header Section
-------------------
|-- [IBIS Ver]
|-- [Comment Char]
|-- [File Name]
|-- [File Rev]
|-- [Date]
|-- [Source]
|-- [Notes]
|-- [Disclaimer]
|-- [Copyright]
[Component] Si_location, Timing_location
| -- [Manufacturer]
|-- [Package] R_pkg, L_pkg, C_pkg
|-- [Pin] signal_name, model_name, R_pin,
|-- [Package Model]
|-- [Alternate Package Models]
--------------------------
                    |-- [End Alternate Package Models]
[Pin Mapping
[Diff Pin]
[Series Pin Mapping]
pin_2, model name,
function_table_group
On, Off
[Node Declarations]
|-- [End Node Declarations]
[Circuit Call]
Signal_pin, Diff_signal_pins,
Series_pins, Port_map
```



```
|-- [Cac]
|-- [On]
|-- [Off]
|-- [R Series]
|-- [L Series]
|-- [Rl Series]
|-- [C Series]
|-- [Lc Series]
|-- [Rc Series]
|-- [Series Current]
|-- [Series MOSFET]
|-- [Ramp]
|-- [Rising Waveform]
------------------
*)
V_fixture_min, V_fixture_max,
C_fixture, L_fixture, R_dut,
L_dut, C_dut
    |-- [Composite Current]
[Falling Waveform] R_fixture, V_fixture,
------------------
V_fixture_min, V_fixture_max,
C_fixture, L_fixture, R_dut,
L_dut, C_dut
|-- [Composite Current]
[Test Data] Test_data_type, Driver_model,
Driver_model_inv, Test_load
    |-- [Rising Waveform Near]
    |-- [Falling Waveform Near]
    |-- [Rising Waveform Far]
    |-- [Falling Waveform Far]
    |-- [Diff Rising Waveform Near]
    |-- [Diff Falling Waveform Near]
    |-- [Diff Rising Waveform Far]
    |-- [Diff Falling Waveform Far]
    |-- [Test Load] Test_load_type, C1_near, Rs_near,
                                    Ls_near, C2_near, Rp1_near,
                                    Rp\overline{2}_near, T\overline{d}, Zo, Rp1_far,
                                    Rp2_far, C2_far, Ls_fār, Rs_far,
                                    C1_far, V_tērm1, V_有erm2,
                                    Receiver_model,
                                    Receiver_model_inv, R_diff_near,
                                    R_diff_far
[External Model]
                                    Language, Corner, Parameters,
                                    Ports, D_to_A, A_to_D
        |-- [End External Model]
[Algorithmic Model] Executable
-------------------
    |-- [End Algorithmic Model]
|-- [Begin EMI Model]
Model_emi_type, Model_Domain
```

```
|-- [Su.bmodel]
    |-- [Submodel Spec]
    |
        |-- [POWER Pulse Table]
        |-- [GND Pulse Table]
        |-- [Pulldown]
        |-- [Pullup]
        |-- [GND Clamp]
        |-- [POWER Clamp]
        |-- [Ramp]
        |-- [Rising Waveform]
        |
```



```
        |-- [Falling Waveform]
    [External Circuit]
    |-- [End External Circuit]
    [Define Package Model]
    ----------------------
    |-- [Manufacturer]
    |-- [OEM]
    |-- [Description]
    |-- [Number Of Sections]
    |-- [Number Of Pins]
    |-- [Pin Numbers]
    |-- [Model Data]
        |-- [Resistance Matrix]
        -------------------
        |-- [Bandwidth]
        |-- [Row]
            |-- [Inductance Matrix
                -------------------
                |-- [Bandwidth]
                    |-- [Row]
            |-- [Capacitance Matrix] Banded_matrix, Sparse_matrix,
            ------------------- Full mätrix
                    |-- [Bandwidth]
                    |-- [Row]
        |-- [End Model Data]
    |-- [End Package Model]
    -- [End]
```

```
.pkg FILE
|---------
    |-- File Header Section
    | -------------------
        |-- [IBIS Ver]
        |-- [Comment Char]
        |-- [File Name]
        |-- [File Rev]
        |-- [Date]
        |-- [Source]
            |-- [Notes]
            |-- [Disclaimer]
            |-- [Copyright]
        [Define Package Model]
    ----------------------
            |-- [Manufacturer]
            |-- [OEM]
            |-- [Description]
            |-- [Number Of Sections]
            |-- [Number Of Pins]
            |-- [Pin Numbers]
            |-- [Model Data]
                ------------
                    |-- [Resistance Matrix] Banded_matrix, Sparse_matrix,
                    -------------------- Full_mätrix
                    |-- [Bandwidth]
                        |-- [Row]
            |
            |-- [Inductance Matrix] Banded_matrix, Sparse_matrix,
                    -------------------- Full_matrix
                    |-- [Bandwidth]
                    |-- [Row]
                        |-- [Capacitance Matrix] Banded_matrix, Sparse_matrix,
                ------------------- Full_mātrix
                                    Len, L, R, C, Fork, Endfork
            |-- [Bandwidth]
                    |-- [Row]
            |
            |-- [End Model Data]
            |-- [End Package Model]
    |
    | -- [End]
```

```
|.ebd FILE
|---------
    |-- File Header Section
    | -------------------
    | |-- [IBIS Ver]
    | |-- [Comment Char]
    | |-- [File Name]
    | |-- [File Rev]
    | |-- [Date]
    | |-- [Source]
    | |-- [Notes]
            |-- [Disclaimer]
            |-- [Copyright]
    |
    |-- [Begin Board Description]
    | -------------------------
            |-- [Manufacturer]
            |-- [Number of Pins]
            |-- [Pin List] signal_name
            |-- [Path Description] Len, L, R, C, Fork, Endfork, Pin,
            |
            |-- [Reference Designator Map]
            |-- [End Board Description]
    |
    |-- [End]
|
| ====================================================================================
|==================================================================================
```




```
|
F I L E H E A D E R I N F O R M A T I O N
```




## Keyword: [IBIS Ver]

```
Required: Yes
Description: Specifies the IBIS template version. This keyword informs electronic parsers of the kinds of data types that are
present in the file.
Usage Rules: [IBIS Ver] must be the first keyword in any IBIS file. It is
normally on the first line of the file, but can be preceded
by comment lines that must begin with a "|".
|-----------------------------------------------------------------------------------
IBIS Ver] 5.0 | Used for template variations
|
|=====================================================================================
Keyword: [Comment Char]
    Required: No
Description: Defines a new comment character to replace the default
    "|" (pipe) character, if desired.
Usage Rules: The new comment character to be defined must be followed by
    the underscore character and the letters "char". For example:
    "|_char" redundantly redefines the comment character to be
    the pipe character. The new comment character is in effect
        only following the [Comment Char] keyword. The following
        characters MAY be used:
            ! " # $ % & ' ( ) * , : ; < > ? @ \ ^` { | } ~
Other Notes: The [Comment Char] keyword can be used anywhere in the file,
    as desired.
|---------------------------------------------------------------------------------------
[Comment Char] I_char
|
===================================================================================
| Keyword: [File Name]
    Required: Yes
| Description: Specifies the name of the IBIS file.
| Usage Rules: The file name must conform to the rules in paragraph 3 of
    Section 3, GENERAL SYNTAX RULES AND GUIDELINES. In addition,
    the file name must use the extension ".ibs", ".pkg", or
    or ".ebd". The file name must be the actual name of the file.
|----------------------------------------------------------------------------------------
[File Name] ver5_0.ibs
|
|=====================================================================================
```



```
====================================================================================
| ===================================================================================
|
```


## Section 5

```
COMPONENTDESCRIPTION
```



```
\(\mid==============================================================================\)
\begin{tabular}{|c|c|}
\hline Keyword: & [Component] \\
\hline Required: & Yes \\
\hline Description: & Marks the beginning of the IBIS description of the integrated circuit named after the keyword. \\
\hline Sub-Params: & Si_location, Timing_location \\
\hline \multirow[t]{3}{*}{Usage Rules:} & If the .ibs file contains data for more than one component, \\
\hline & each section must begin with a new [Component] keyword. The \\
\hline & length of the component name must not exceed 40 characters, and blank characters are allowed. \\
\hline \multicolumn{2}{|l|}{I \({ }^{\text {a }}\)} \\
\hline | & NOTE: Blank characters are not recommended due to usability \\
\hline | & issues. \\
\hline \multicolumn{2}{|l|}{| \({ }^{\text {a }}\)} \\
\hline | & Si_location and Timing_location are optional and specify where \\
\hline | & the Signal Integrity and Timing measurements are made for the \\
\hline | & component. Allowed values for either subparameter are 'Die' \\
\hline | & or 'Pin'. The default location is at the 'Pin'. \\
\hline [Component] & 7403398 MC452 \\
\hline \multicolumn{2}{|l|}{|} \\
\hline Si_location & Pin | Optional subparameters to give measurement \\
\hline \multirow[t]{2}{*}{Timing_location} & Die | location positions \\
\hline & \\
\hline
\end{tabular}
```

| Keyword: <br> Required: Description: Usage Rules: | [Manufacturer] <br> Yes <br> Specifies the name of the component's manufacturer. <br> The length of the manufacturer's name must not exceed 40 <br> characters (blank characters are allowed, e.g., Texas <br> Instruments). In addition, each manufacturer must use a consistent name in all .ibs files. |
| :---: | :---: |
| [Manufacturer] | Intel Corp. |
| Keyword: | [Package] |
| Required: | Yes |
| Description: | Defines a range of values for the default packaging resistance, inductance, and capacitance of the component pins. |
| Sub-Params: | R_pkg, L_pkg, C_pkg |
| Usage Rules: | The typical (typ) column must be specified. If data for the other columns are not available, they must be noted with "NA". |
| Other Notes: | If RLC parameters are available for individual pins, they can be listed in columns $4-6$ under keyword [Pin]. The values |
|  | listed in the [Pin] description section override the default |
|  | values defined here. Use the [Package Model] keyword for more |
|  | complex package descriptions. If defined, the [Package Model] |
|  | data overrides the values in the [Package] keyword. |




```
All alternate package model names must appear below the
[Alternate Package Models] keyword, and above the following
[End Alternate Package Models] keyword. The package model
names listed under the [Alternate Package Models] must follow
the rules of the package model names associated with the
[Package Model] keyword. The package model names correspond
to the names of package models defined by [Define Package
Model] keywords. EDA tools may offer users a facility
for choosing between the default package model and any of the
alternate package models, when analyzing occurrences of the
[Component].
The package model named by [Package Model] can be optionally
repeated in the [Alternate Package Models] list of names.
[Alternate Package Models]
|
208-pin_plastic_PQFP_package-even_mode | Descriptive names are shown
208-pin_plastic_PQFP_package-odd_mode
208-pin_ceramic_PQFP_package-even_mode
208-pin_ceramic_PQFP_package-odd_mode
|
[End Alternate Package Models]
|
|===================================================================================
| Keyword: [Pin Mapping]
Required: No
Description: Used to indicate the power and/or ground buses to which a
    given driver, receiver or terminator is connected.
    Sub-Params: pulldown_ref, pullup_ref, gnd_clamp_ref, power_clamp_ref,
    ext_ref
Usage Rules: The [Pin Mapping] keyword names the connections between POWER
    and/or GND pins and buffer and/or terminator voltage supply
    references using unique bus labels. All buses with identical
    labels are assumed to be connected with an ideal short. Each
    label must be associated with at least one pin whose
    model_name is POWER or GND. Bus labels must not exceed 15
    characters.
    Each line must contain either three, five or six entries.
    Use the reserved word NC where an entry is required but a bus
    connection is not made (see below).
    The first column contains a pin name. Each pin name must
        match one of the pin names declared in the [Pin] section of
        the [Component].
        For buffers and terminators, the remaining columns correspond
        to the voltage supply references for the named pin. Each
        [Model] supply reference is connected to a particular bus
        through a bus label in the corresponding column.
        The second column, pulldown_ref, designates the ground bus
        connections for the buffer or termination associated with that
        pin. The bus named under pulldown ref is associated with the
        [Pulldown] I-V table for non-ECL [Model]s. This is also the
```





```
                    maximum magnitudes. One entry of vdiff, regardless of its polarity, is used for difference magnitudes.
The positioning of numerical entries and/or "NA" must not be used as an indication for the model type. The model type is determined by the model type parameter inside the [Model]s referenced by the [Diff Pin] keyword, regardless of what the [Diff Pin]'s entries are. The simulator may ignore the vdiff or the tdelay_*** parameters if not needed by the model type of the [Model], or use the default values defined above if they are needed but not provided in the [Diff Pin] keyword. For example, an "NA" in the third column (vdiff) does not imply that the model type is Output, or three "NA"-s in the tdelay columns does not mean that the model type is Input.
Note that the starting point of the flight time measurements will occur when the differential driver's output waveforms are crossing, i.e. when the differential output voltage is zero, and consequently Vmeas, if defined will be ignored.
```

```
[Diff Pin] inv_pin vdiff tdelay_typ tdelay_min tdelay_max
```

[Diff Pin] inv_pin vdiff tdelay_typ tdelay_min tdelay_max
|
340150 mV -1ns 0ns -2ns
| For Input, tdelay_typ/min/max ignored
For Output, vdiff ignored
|

```


\section*{Keyword: [Series Pin Mapping]}
```

Required: No
Description: Used to associate two pins joined by a series model. Sub-Params: pin_2, model_name, function_table_group
Usage Rules: Enter only series pin pairs. The first column, [Series Pin Mapping], contains the series pin for which input impedances are measured. The second column, pin_2, contains the other connection of the series model. Each pin must match the pin names declared previously in the [Pin] section of the IBIS file. The third column, model_name, associates models of type Series or Series_switch, or model selectors containing references to models of type Series or Series switch for the pair of pins in the first two columns. Each model_name

```
```

must have a corresponding model or model selector name listed in a [Model] or [Model Selector] keyword below. The usage of reserved model names (POWER, GND, or NC) within the [Series Pin Mapping] keyword is not allowed. The fourth column, function_table_group, contains an alphanumeric designator string to associate those sets of Series_switch pins that are switched together.
Each line must contain either three or four columns. When using four columns, the header function_table_group must be listed.
One possible application is to model crossbar switches where the straight through On paths are indicated by one designator and the cross over On paths are indicated by another designator. If the model referenced is a Series model, then the function_table_group entry is omitted.
The column length limits are:
[Series Pin Mapping] 5 characters max
pin_2 5 characters max
model_name 40 characters max
function_table_group 20 characters max
Other Notes: If the model_name is for a non-symmetrical series model, then the order of the pins is important. The [Series Pin Mapping] and pin_2 entries must be in the columns that correspond with $\bar{P} i n 1$ and Pin 2 of the referenced model.
This mapping covers only the series paths between pins. The package parasitics and any other elements such as additional capacitance or clamping circuitry are defined by the model_name that is referenced in the [Pin] keyword. The model_names under the [Pin] keyword that are also referenced by the [Series Pin Mapping] keyword may include any legal model or reserved model except for Series and Series_switch models. Normally the pins will reference a [Model] whose Model type is 'Terminator'. For example, a Series switch model may contain Terminator models on EACH of the pins to describe both the capacitance on each pin and some clamping circuitry that may exist on each pin. In a similar manner, Input, I/O or Output models may exist on each pin of a Series model that is serving as a differential termination.
Also, a pin name may appear on more than one entry under the [Series Pin Mapping] keyword. This allows for multiple and perhaps different models or model selectors to be placed between the same, or any arbitrary pin pair combinations.

```

```

Off 4
| The last four lines above could have been replaced
Off 3 /
Off 2 /
Off 1 /
|
On 5 / | Crossbar switch straight through connection
On 6 /
| Crossbar cross over connection
Off 5 6 /
|

```


\section*{Keyword: [Model Selector]}
```

Required: No
Description: Used to pick a [Model] from a list of [Model]s for a pin which
uses a programmable buffer.
A programmable buffer must have an individual [Model] section
for each one of its modes used in the .ibs file. The names of these [Model]s must be unique and can be listed under the [Model Selector] keyword and/or pin list. The name of the [Model Selector] keyword must match the corresponding model name listed under the [Pin] or [Series Pin Mapping] keyword and must not contain more than 40 characters. A .ibs file must contain enough [Model Selector] keywords to cover all of the model selector names specified under the [Pin] and [Series Pin Mapping] keywords.
The section under the [Model Selector] keyword must have two fields. The two fields must be separated by at least one white space. The first field lists the [Model] name (up to 40 characters long). The second field contains a short description of the [Model] shown in the first field. The contents and format of this description is not standardized, however it shall be limited in length so that none of the descriptions exceed the 120-character length of the line that it started on. The purpose of the descriptions is to aid the user of the EDA tool in making intelligent buffer mode selections and it can be used by the EDA tool in a user interface dialog box as the basis of an interactive buffer selection mechanism.
The first entry under the [Model Selector] keyword shall be considered the default by the EDA tool for all those pins which call this [Model Selector].
The operation of this selection mechanism implies that a group of pins which use the same programmable buffer (i.e., model selector name) will be switched together from one [Model] to another. Therefore, if two groups of pins, for example an address bus and a data bus, use the same programmable buffer, and the user must have the capability to configure them independently, one can use two [Model Selector] keywords with unique names and the same list of [Model] keywords; however, the usage of the [Model Selector] is not limited to these examples. Many other combinations are possible.

```
```

| [Pin] | signal_name | model_name | R_pin | L_pin | C_pin |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | RAS0\# |  |  |  |  |
| 2 | EN1\# | Progbuffer1 | 200.0 m | 5.0 nH | 2.0 pF |
| 3 | A0 | Input1 | NA | 6.3 nH | NA |
| 4 | D0 | $3-$ state |  |  |  |
| 5 | D1 | Progbuffer2 |  |  |  |
| 6 | D2 | Progbuffer2 | 320.0 m | 3.1 nH | 2.2 pF |
| 7 | RD\# | Progbuffer2 |  |  |  |
|  |  | Input2 | 310.0 m | 3.0 nH | 2.0 pF |

| .
| .
| .
18 Vcc3 POWER
|
[Model Selector] Progbuffer1
|
OUT 2 2 mA buffer without slew rate control
OUT }\mp@subsup{}{}{-}4\quad4\textrm{mA}\mathrm{ buffer without slew rate control
OUT_6 6 mA buffer without slew rate control
OUT_4S 4 mA buffer with slew rate control
OUT_6S 6 mA buffer with slew rate control
|
[Model Selector] Progbuffer2
|
OUT_2 2 mA buffer without slew rate control
OUT_6 6 mA buffer without slew rate control
OUT_6S 6 mA buffer with slew rate control
OUT_8S 8 mA buffer with slew rate control
OUT_10S 10 mA buffer with slew rate control
|

```

```

|====================================================================================

```



\section*{Section 6}

\section*{M O D E L S T A T E M E N T}

\section*{Keyword: [Model]}
```

Required: Yes
Description: Used to define a model, and its attributes. Sub-Params: Model_type, Polarity, Enable, Vinl, Vinh, C_comp, C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, C comp gnd clamp, Vmeas, Cref, Rrēf, Vref
Usage Rules: Each model type must begin with the keyword [Model]. The model name must match the one that is listed under a [Pin], [Model Selector] or [Series Pin Mapping] keyword and must not contain more than 40 characters. A .ibs file must contain enough [Model] keywords to cover all of the model names specified under the [Pin], [Model Selector] and [Series Pin Mapping] keywords, except for those model names that use reserved words (POWER, GND and NC).
Model_type must be one of the following:
Input, Output, I/O, 3-state, Open_drain, I/O_open_drain, Open_sink, I/O_open_sink, Open_source, I/O_open_source, Input_ECL, Output_ECL, I/O_ECL, 3-state_ECL, Terminator, Series, and Series_switch.
For true differential models documented under Section 6b, Model_type must be one of the following:

| Special usage rules apply to the following. Some definitions are included for clarification: |  |
| :---: | :---: |
| Input | These model types must have Vinl and Vinh |
| I/O | defined. If they are not defined, the |
| I/O_open_drain | parser issues a warning and the default |
| I/O_open_sink | values of Vinl $=0.8 \mathrm{~V}$ and Vinh $=2.0 \mathrm{~V}$ |
| I/O_open_source | are assumed. |
| Input_ECL | These model types must have Vinl and Vinh |
| I/O_ECL | defined. If they are not defined, the parser issues a warning and the default values of Vinl $=-1.475 \mathrm{~V}$ and Vinh $=$ -1.165 V are assumed. |
| Terminator | This model type is an input-only model that can have analog loading effects on the circuit being simulated but has no digital logic thresholds. Examples of terminators are: capacitors, termination diodes, and pullup resistors. |

```

```

C_comp_gnd_clamp subparameters. Under no circumstances should the simulator use the value of C_comp simultaneously with the values of the other C_comp_* subparameters.
C_comp_pullup, C_comp_pulldown, C_comp_power_clamp, and C_comp_gnd_clamp are intended to represent the parasitic capacitances of those structures whose I-V characteristics are described by the [Pullup], [Pulldown], [POWER Clamp] and [GND Clamp] I-V tables. For this reason, the simulator should generate a circuit netlist so that, if defined, each of the C_comp_* capacitors are connected in parallel with their corresponding I-V tables, whether or not the I-V table exists. That is, the C_comp_* capacitors are positioned between the signal pad and the nodes defined by the [Pullup Reference], [Pulldown Reference], [POWER Clamp Reference] and [GND Clamp Reference] keywords, or the [Voltage Range] keyword and GND.
The C_comp and C_comp_* subparameters define die capacitance. These values should nōt include the capacitance of the package. C_comp and C_comp_* are allowed to use "NA" for the min and max values only.
The Polarity, Enable, Vinl, Vinh, Vmeas, Cref, Rref, and Vref subparameters are optional.
Also, optional Rref_diff and Cref_diff subparameters discussed further in Section 6b support the true differential buffer timing test loads. They are used only when the [Diff Pin] keyword connects two models, and each buffer references the same model. The Rref_diff and Cref_diff subparameters can be used with the Rref, Cref, and Vref subparameters for a combined differential and signal-ended timing test load. Single-ended test loads are permitted for differential applications.
The Rref_diff and Cref_diff are recognized only when the [Diff Pin] keyword connects the models. This applies for the true differential buffers in Section 6b and also for differential buffers using identical single-ended models.
The Polarity subparameter can be defined as either Non-Inverting or Inverting, and the Enable subparameter can be defined as either Active-High or Active-Low.
The Cref and Rref subparameters correspond to the test load that the semiconductor vendor uses when specifying the propagation delay and/or output switching time of the model. The Vmeas subparameter is the timing reference voltage level that the semiconductor vendor uses for the model. Include Cref, Rref, Vref, and Vmeas information to facilitate board-level timing simulation. The assumed connections for Cref, Rref, and Vref are shown in the following diagram:

```

```

    A single-ended or true differential buffer can have Rref_diff
    and Cref_diff.:

```

```

Other Notes: A complete [Model] description normally contains the following keywords: [Voltage Range], [Pullup], [Pulldown], [GND Clamp], [POWER Clamp], and [Ramp]. A Terminator model may use the [Rgnd], [Rpower], [Rac], and [Cac] keywords. However, some models may have only a subset of these keywords. For example, an input structure normally only needs the [Voltage Range], [GND Clamp], and possibly the [POWER Clamp] keywords. If any of [Rgnd], [Rpower], [Rac], and [Cac] keywords is used, then the Model_type must be Terminator.

```

```

| Signals CLK1, CLK2,... | Optional signal list, if desired

```
[Model]
Model_type
Polarity
Enable
Vinl \(=0.8 \mathrm{~V}\)
Vinh \(=2.0 \mathrm{~V}\)
Vmeas \(=1.5 \mathrm{~V}\)
Cref = 50pF
Rref = 500
Vref = 0
| variable
C_comp

Clockbuffer I/O
Non-Inverting
Active-High
```

| Input logic "low" DC voltage, if any
| Input logic "high" DC voltage, if any
| Reference voltage for timing measurements
|iming specification test load capacitance value
|iming specification test load resistance value
Timing specification test load voltage
min
5.0 pF
typ
7.0pF
5.0pF
9.0pF

```

```

    D_overshoot_ampl_h Dynamic overshoot high max amplitude
    D_overshoot_-ampl_l Dynamic overshoot low max amplitude
    Pülse_high - Pulse immunity high voltage
    Pulse_low Pulse immunity low voltage
    Pulse_time Pulse immunity time
    Vmeas Measurement voltage for timing measurements
    Vref Timing specification test load voltage
    Cref Timing specification capacitive load
    Rref Timing specification resistance load
    Cref_rising Timing specification capacitive load for
    rising edges
    Timing specification capacitive load for
    falling edges
    Timing specification resistance load for
    rising edges
    Timing specification resistance load for
    falling edges
    Timing specification test load voltage for
    rising edges
    Timing specification test load voltage for
    falling edges
    Measurement voltage for rising edge timing
    measurements
    Measurement voltage for falling edge timing
    measurements
    Timing specification differential
    resistance load
    Timing specification differential
    capacitive load
    Usage Rules: [Model Spec] must follow all other subparameters under the
[Model] keyword.
For each subparameter contained in the first column, the remaining three hold its typical, minimum and maximum values. The entries of typical, minimum and maximum must be placed on a single line and must be separated by at least one white space. All four columns are required under the [Model Spec] keyword. However, data is required only in the typical column. If minimum and/or maximum values are not available, the reserved word "NA" must be used indicating the typical value by default.
The minimum and maximum values are used for specifications subparameter values that may track the min and max operation conditions of the [Model]. Usually it is related to the Voltage Range settings.
Unless noted below, no subparameter requires having present any other subparameter.
Vinh, Vinl rules:
The threshold subparameter lines provide additional min and max column values, if needed. The typ column values are still required and would be expected to override the Vinh and Vinl subparameter values specified elsewhere. Note: the syntax

```
```

                    rule that require inserting Vinh and Vinl under models remains unchanged even if the values are defined under the [Model Spec] keyword.
    Vinh+, Vinh-, Vinl+, Vinl- rules:
The four hysteresis subparameters (used for Schmitt trigger inputs for defining two thresholds for the rising edges and two thresholds for falling edges) must all be defined before independent input thresholds for rising and falling edges of the hysteresis threshold rules become effective. Otherwise the standard threshold subparameters remain in effect. The hysteresis thresholds shall be at the Vinh+ and Vinh- values for a low-to-high transition, and at the Vinl+ and Vinlvalues for a high-to-low transition.
Receiver Voltage with Hysteresis Thresholds
Vinh+

-     -         -             -                 -                     -                         -                             - x
Vinh-

```



``` - - - -
```



$\qquad$

```
Rising Edge
Switching Region ○○ ○
Falling Edge
\begin{tabular}{lll}
0 & 00000000000 \\
\(x^{0}\) & & \\
\hline
\end{tabular}
```





```
| \(000000----------------------------------------------------00000000\)
Time -->
S_overshoot_high, S_overshoot_low rules:
The static overshoot subparameters provide the DC voltage values for which the model is no longer guaranteed to function correctly. Often these voltages are given as absolute maximum ratings. However, if any lower overshoot_high or higher overshoot_low limit for functional specifícation compliance exits, that limit should be used.
D_overshoot_high, D_overshoot_low, D_overshoot_time rules:
The dynamic overshoot values provide a time window during which the overshoot may exceed the static overshoot limits but be below the dynamic overshoot limits and still guarantee functional specification compliance. D_overshoot_time is required for dynamic overshoot testing. In addition, if D_overshoot_high is specified, then S_overshoot_high is nēcessary fōr testing beyond the statīc limit. - Similarly, if D_overshoot_low is specified, then S_overshoot_low is nēcessary fōr testing beyond the stā̄ic limit.
```



```
Time -->
D_overshoot_area_h, D_overshoot_area_l, D_overshoot_ampl_h, D_overshoot_ampl_l rules:
The dynamic overshoot area values define a maximum V-s area that an overshooting signal must not exceed. The high area is calculated from the point that a signal overshoots above the voltage defined by the [Power Clamp Reference] keyword until the point that the signal crosses back through this same voltage. Note that the area is defined as the complete area-under-the-curve as bounded by the limits defined above and not a "triangular" area as shown in the example drawing below. If [Power Clamp Reference] is not defined, then this crossing voltage is assumed to be defined by the [Voltage Range] keyword. The low area is calculated from the point that a signal overshoots below the voltage defined by the [GND Clamp Reference] keyword until the point that the signal crosses back through this same voltage. If [GND Clamp Reference] is not defined, then this crossing voltage is assumed to be 0.0 V . If D_overshoot_area_h is specified, then D_overshoot_ampl_h mus̄t also be-specífied. D_overshoot_ampl_h provides a maximum amplitude allowed for the overshoot area and is measured as voltage above the [Power Clamp Reference] voltage. Similarly, if D_overshoot_area_l is specified, then D_overshoot_ampl_l must also be specifiē . D_overshoot_ampl_l is measure \(\bar{d}\) as \(\overline{\text { voltage }}\) below the [GND Clamp Reference] voltāge. Both amplitude
```

```
            parameters should be listed as absolute (non-negative) values.
            Also, if D_overshoot_area_h, D_overshoot_area_l,
            D_overshoot_ampl_h, \overline{nd D_overshoot_ampl__l are specified, then}
            other static and dynamic overshoot parameters are optional.
            Receiver Voltage with Dynamic Area Overshoot Limits
D_overshoot_ampl_h - - - - - - ++- - - - - - - - - - - - - - - - - - - - 
                    /o \ Area nor Amplitude
[Power Clamp Reference] - - --o O - - - - - - - - - - - - - - - - - - -
                                    0 0 00000000
                                    0 0 0
                                    0 ○
                \circ
                O 0
                O O Fails - Exceeds
                    O Overshoot Area
                - and Amplitude
            O | O O O 0000
```



```
                    \o / x
D_overshoot_area_l - - - - - - - - - - - - - - - - - ->\o / x
D_overshoot_ampl_l - - - - - - - - - - - - - - - - - - -+x x - - - - - -
                    Time -->
                            Pulse_high, Pulse_low, Pulse_time rules:
                            The pulse immunity values provide a time window during which a rising pulse may exceed the nearest threshold value but
be below the pulse voltage value and still not cause the input to switch. Pulse time is required for pulse immunity testing. A rising response is tested only if Pulse_high is specified. Similarly, a falling response is tested only if Pulse_low is specified. The rising response may exceed the Vinl value, but remain below the Pulse_high value.
Similarly, the falling response may drop below the Vinh value, but remain above the Pulse_low value. In either case the input is regarded as immune to switching if the responses are within these extended windows. If the hysteresis thresholds are defined, then the rising response shall use Vinh- as the reference voltage, and the falling response shall use Vinl+ as the reference voltage.
```



Vref_rising
Vref_falling
Vmeas_rising
Vmeas_falling
Differential
timing test load for true or single-ended differential model
Rref_diff
Cref_diff

```
                                    change in input threshold voltage
Threshold_sensitivity = --------------------------------------
                            change in referenced supply voltage
Threshold_sensitivity must be entered as a whole number or
decimal, not as a fraction.
Reference supply indicates which supply voltage Vth tracks;
i.e., it indicates which supply voltage change causes a
change in input threshold. The legal arguments to this
subparameter are as follows:
Power_clamp_ref The supply voltage defined by the
    [POWER Clamp Reference] keyword
Gnd_clamp_ref The supply voltage defined by the
    [GND Clamp Reference] keyword
Pullup_ref The supply voltage defined by the
    [Pullup reference] keyword
Pulldown_ref The supply voltage defined by the
    [Pulldown reference] keyword
Ext_ref The supply voltage defined by the
    [External Reference] keyword
Tslew ac and Tdiffslew ac measures the absolute difference in time between the point at which an input waveform crosses Vinl_ac and the point it crosses Vinh_ac. The purpose of this parameter is to document the maximum amount of time an input signal may take to transition between Vinh_ac and Vinl_ac and still allow the device to meet its input setup and hold specifications. Tslew_ac is the parameter used for single ended receivers while Tdiffslew_ac must be used for receivers with differential inputs.
Vcross low is the least positive voltage at which a differential receivers' input signals may cross while switching and still allow the receiver to meet its timing and functional specifications. Vcross_low is specified with respect to 0 V .
Vcross_high is the most positive voltage at which a differential receivers' input signals may cross while switching and still allow the receiver to meet its timing and functional specifications. Vcross_high is specified with respect to 0 V .
Vdiff dc is the minimum voltage difference between the inputs of a differential receiver that guarantees the receiver will not change state.
Vdiff ac is the minimum voltage difference between the inputs of a differential receiver that guarantees the receiver will change state.
Usage Rules: [Receiver Thresholds] must follow all subparameters under the [Model] keyword and precede all other keywords of a model except [Model Spec].
```

```
                    The [Receiver Thresholds] keyword is valid if the model type
                    includes any reference to input or I/O. For single ended
                    receivers the Vinh_ac, Vinh_dc, Vinl_ac, Vinh_dc, Vth and
                    Tslew ac subparame\overline{ters are required and override the Vinh,}
Vinl, Vinh+/- and Vinl+/- subparameters declared under the
[Model] or [Model Spec] keywords. For single ended receivers
the Vth min, Vth max, Threshold_sensitivity and
Referen\overline{ce supply subparameters āre optional. However, if}
the Threshold_sensitivity subparameter is present then the
Reference_supply subparameter must also be present.
For differential receivers (i.e., the [Receiver Thresholds]
keyword is part of a [Model] statement that describes a pin
listed in the [Diff Pin] keyword) then the Vcross_low,
Vcross_high, Vdiff_ac, Vdiff_dc and Tdiffslew_ac subparameters
are required. The rest of the subparameters are not
applicable. The Vdiff_ac and Vdiff_dc values override the
value of the vdiff sub\overline{parameter spec}ified by the [Diff Pin]
keyword. Note that Vcross_low and Vcross_high are valid over
the device's minimum and maximum operating conditions.
Subparameter Usage Rules:
Numerical arguments are separated from their associated
subparameter by an equals sign (=); white space around the
equals sign is optional. The argument to the Reference_supply
subparameter is separated from the subparameter by white
space.
Vth at Minimum or Maximum Operating Conditions:
As described above, the Vth_min and Vth max subparameters
define the minimum and maximum input threshold values under
typical operating conditions. There is no provision for
directly specifying Vth under minimum or maximum operating
conditions. Instead, these values are calculated using the
following equation:
Vth(min/max) = Vth* + [(Threshold_sensitivity) X
                                    (change in supply voltage)]
where Vth* is either Vth, Vth_min or Vth_max as appropriate,
and the supply voltage is the one indicated by the
Reference_supply subparameter.
    A basic 3.3 V single ended receiver using only the required subparameters.
|
[Receiver Thresholds]
Vth = 1.5V
Vinh_ac = +225mV
Vinh_dc = +100mV
Vinl-ac = -225mV
Vinl_dc = -100mV
Tslew_ac = 1.2ns
|
| A single ended receiver using an external threshold reference. In this
| case the input threshold is the external reference voltage so
| Threshold_sensitivity equals 1.
```

```
[Receiver Thresholds]
Vth = 1.0V
Threshold_sensitivity = 1
Reference_supply Ext_ref
Vinh_ac = +200mV
Vinh_dc = +100mV
Vinl-ac = -200mV
Vinl_dc = -100mV
Tslew_ac = 400ps
|
    A fully specified single ended 3.3 V CMOS receiver
|
[Receiver Thresholds]
Vth = 1.5V
Vth_min = 1.45V
Vth_max = 1.53V
Threshold_sensitivity = 0.45
Reference_supply Power_clamp_ref
Vinh_ac =- +200mV
Vinh dc = +100mV
Vinl_ac = -200mV
Vinl_dc = -100mV
Tslew_ac = 400ps
|
| A differential receiver
|
[Receiver Thresholds]
Vcross_low = 0.65V
Vcross-high = 0.90V
Vdiff_ac = +200mV
Vdiff_dc = +100mV
Tdiffslew_ac = 200ps
|
|====================================================================================
```


## Keyword: [Add Submodel]

```
Required: No
Description: References a submodel to be added to an existing model.
Usage Rules: The [Add Submodel] keyword is invoked within a model to add the functionality that is contained in the submodel or list of submodels in each line that follows. The first column contains the submodel name. The second column contains a submodel mode under which the submodel is used.
If the top-level model type is one of the I/O or 3-state models, the submodel mode may be Driving, Non-Driving, or All. For example, if the submodel mode is Non-Driving, then the submodel is used only in the high-Z state of a 3-state model. Set the submodel mode to All if the submodel is to be used for all modes of operation.
The submodel mode cannot conflict with the top-level model type. For example, if the top-level model type is an Open or Output type, the submodel mode cannot be set to Non-Driving. Similarly, if the top-level model type is Input, the submodel mode cannot be set to Driving.
```

```
                    The submodel mode can be set to All to cover all permitted modes for any top-level model type including, for example, Input, Output, and I/O.
The [Add Submodel] keyword is not defined for Series or Series_switch model types.
Refer to the ADD SUBMODEL DESCRIPTION section in this document for the descriptions of available submodels.
[Add Submodel]
```

| Submodel name
Bus_Hold_1

Dynamic clamp 1 All
Mode

Non-Driving | Adds the electrical characteristics of | [Submodel] Bus_Hold_1 for receiver or | high-Z mode only.
All | Adds the Dynmanic_clamp_1 model for | all modes of operation.

```
|
|====================================================================================
\begin{tabular}{|c|c|}
\hline Keyword: & [Driver Schedule] \\
\hline Required: & No \\
\hline Description: & Describes the relative model switching sequence for referenced models to produce a multi-staged driver. \\
\hline \multirow[t]{29}{*}{Usage Rules:} & The [Driver Schedule] keyword establishes a hierarchical order between models and should be placed under the [Model] which acts as the top-level model. The scheduled models are then referenced from the top-level model by the [Driver Schedule] \\
\hline & keyword. \\
\hline & When a multi-staged buffer is modeled using the [Driver \\
\hline & Schedule] keyword, all of its stages (including the first \\
\hline & stage, or normal driver) have to be modeled as scheduled \\
\hline & models. \\
\hline & \\
\hline & If there is support for this feature in a EDA tool, the \\
\hline & [Driver Schedule] keyword will cause it to use the [Pulldown], \\
\hline & [Pulldown Reference], [Pullup], [Pullup Reference], \\
\hline & [Voltage Range], [Ramp], [Rising Waveform] and \\
\hline & [Falling Waveform] keywords from the scheduled models \\
\hline & instead of the top-level model, according to the timing \\
\hline & relationships described in the [Driver Schedule] keyword. \\
\hline & Consequently, the keywords in the above list will be ignored \\
\hline & in the top-level model. All of the remaining keywords not \\
\hline & shown in the above list, and all of the subparameters will be \\
\hline & used from the top-level model and should be ignored in the \\
\hline & scheduled model(s). \\
\hline & \\
\hline & However, both the top-level and the scheduled model (s) have \\
\hline & to be complete models, i.e., all of the required keywords \\
\hline & must be present and follow the syntactical rules. \\
\hline & \\
\hline & For backwards compatibility reasons and for EDA tools which \\
\hline & do not support multi-staged switching, the keywords in the \\
\hline & above list can be used in the top-level [Model] to describe \\
\hline & the overall characteristics of the buffer as if it was a \\
\hline & composite model. It is not guaranteed, however, that such a \\
\hline
\end{tabular}
```

```
top-level model will yield the same simulation results as a
full multi-stage model. It is recommended that a "golden
waveform" for the device consisting of a [Rising Waveform]
table and a [Falling Waveform] table be supplied in the
top-level model to serve as a reference for validation.
Even though some of the keywords are ignored in the scheduled model, it may still make sense in some cases to supply correct data with them. One such situation would arise when a [Model] is used both as a regular top-level model as well as a scheduled model.
The [Driver Schedule] table consists of five columns. The first column contains the model names of other models that exists in the .ibs file. The remaining four columns describe delays: Rise_on_dly, Rise_off_dly, Fall_on_dly, and Fall_off_dly. The \(t=0\) time of each delay is the event when the EDA tool's internal pulse initiates a rising or falling transition. All specified delay values must be equal to or greater than 0. There are only five valid combinations in which these delay values can be defined:
1) Rise on dly with Fall on dly
2) Rise_off_dly with Fall_off_dly
3) Rise_on_dly with Rise_off_dly
4) Fall_on_dly with Fall_off_dly
5) All four delays defined
(be careful about correct sequencing)
The four delay parameters have the meaning as described below. (Note that this description applies to buffer types which have both pullup and pulldown structures. For those buffer types which have only a pullup or pulldown structure, the description for the missing structure can be omitted.)
Rise_on_dly is the amount of time that elapses from the internal simulator pulse initiating a RISING edge to the \(t=0\) time of the waveform or ramp that turns the \(I-V\) table of the PULLUP device ON, and the \(t=0\) time of the waveform or ramp that turns the \(I-V\) table of the PULLDOWN device OFF (if they were not already turned ON and OFF, respectively, by another event).
Rise_off_dly is the amount of time that elapses from the internal simulator pulse initiating a RISING edge to the \(t=0\) time of the waveform or ramp that turns the \(I-V\) table of the PULLUP device OFF, and the \(t=0\) time of the waveform or ramp that turns the \(I-V\) table of the PULLDOWN device ON (if they were not already turned ON and OFF, respectively, by another event).
Fall_on_dly is the amount of time that elapses from the internal simulator pulse initiating a FALLING edge to the \(t=0\) time of the waveform or ramp that turns the \(I-V\) table of the PULLDOWN device \(O N\), and the \(t=0\) time of the waveform or ramp that turns the \(I-V\) table of the PULLUP device OFF (if they were not already turned ON and OFF, respectively, by
```

```
another event).
Fall_off_dly is the amount of time that elapses from the internal simulator pulse initiating a FALLING edge to the \(t=0\) time of the waveform or ramp that turns the \(I-V\) table of the PULLDOWN device OFF, and the \(t=0\) time of the waveform or ramp that turns the \(I-V\) table of the PULLUP device ON (if they were not already turned ON and OFF, respectively, by another event).
In the above four paragraphs, the word "event" refers to the moment in time when the delay is triggered by the stimulus. This stimulus is provided to the top-level model by the simulation tool. The expiration of delays cannot generate events.
Note that some timing combinations may only be possible if the two halves of a complementary buffer are modeled separately as two open_* models.
No [Driver Schedule] table may reference a model which itself has within it a [Driver Schedule] keyword.
Use 'NA' when no delay value is applicable. For each scheduled model the transition sequence must be complete, i.e., the scheduled model must return to its initial state.
Only certain numerical entry combinations are permitted to define a complete transition sequence. The table below gives the initial scheduled model states for each permitted set of numerical entries. The numerical delay entries, r, r1 and r2 are relative to the internal simulator pulse rising edge, and f, f1 and f2 are the numerical delay entries relative to internal simulator pulse falling edge. For the cases where
two delays are given relative to the same edge, the r2 entry is larger than the rl entry, and the \(f 2\) entry is larger than the fl entry. For cases below, the interchanging of such values corresponds to opposite direction switching. Once the scheduled model is set to its initial state, the switching is controlled by the internal simulator pulse and delays relative to it.
In the table below the scheduled model initial states depend on the initial state of the [Model]. This top-level [Model] state ('Low' or 'High') is a function of the stimulus pulse (or simulation control method) and the [Model] Polarity subparameter. For example, if a [Model] Polarity is Inverting and its stimulus pulse starts high, the [Model] initial state is 'Low' and all scheduled model initial states follow the settings under the 'Low' column. Two possible four-data ordering combinations are omitted because their initial states are ambiguous. Special rules to select the initial states would produce sequencing equivalent to the two-data combinations shown in the first two lines of the table.
```

```
                            SCHEDULED MODEL INITIAL STATE TABLE
```



```
The delay numbers r, r1, r2, and f, f1, f2 plus the associated model transitions should fit within the corresponding pulse width durations. Smaller pulse width stimuli may change the switching sequencing and is not supported.
Other Notes: The added models typically consist of Open_sink (Open_drain) or Open_source models to provide sequentially increased drive strengths. The added drive may be removed within the same transition for a momentary boost or during the opposite transition.
The syntax also allows for reducing the drive strength.
Note that the Rise_on_dly, Rise_off_dly, Fall_on_dly, Fall_off_dly parameters are single value parameters, so typical, minimum and maximum conditions cannot be described with them directly. In order to account for those effects, one can refer to the fastest waveform table with the delay number and then insert an appropriate amount of horizontal lead in section in those waveforms which need more delay.
Notice that the C_comp parameter of a multi-stage buffer is defined in the top-level model. The value of C_comp therefore includes the total capacitance of the entire buffer, including all of its stages. Since the rising and falling waveform measurements include the effects of C_comp, each of these waveforms must be generated with the total C_comp present, even if the various stages of the buffer are characterized individually.
Note: In a future release, the [Driver Schedule] keyword may be replaced by a newer method of specification that is consistent with some other planned extensions. However, the [Driver Schedule] syntax will continue to be supported.
```





```
\begin{tabular}{|c|c|c|c|}
\hline  & \multicolumn{3}{|l|}{the effects. They may be different from the values found in the SPICE diode equations. Refer to the NOTES ON DATA DERIVATION METHOD for extracting the effective values.} \\
\hline | variable & TT (typ) & TT (min) & TT (max) \\
\hline [TTgnd] & 10 n & 12 n & 9 n \\
\hline [TTpower] & 12 n & NA & NA \\
\hline
\end{tabular}
|
===================================================================================
Keywords: [Pulldown], [Pullup], [GND Clamp], [POWER Clamp]
Required: Yes, if they exist in the model
Description: The data points under these keywords define the I-V tables of
    the pulldown and pullup structures of an output buffer and the
    I-V tables of the clamping diodes connected to the GND and the
    POWER pins, respectively. Currents are considered positive
    when their direction is into the component.
Usage Rules: In each of these sections, the first column contains the
    voltage value, and the three remaining columns hold the
    typical, minimum, and maximum current values. The four
    entries, Voltage, I(typ), I(min), and I(max) must be placed on
    a single line and must be separated by at least one white
    space.
All four columns are required under these keywords. However, data is only required in the typical column. If minimum and/or maximum current values are not available, the reserved word "NA" must be used. "NA" can be used for currents in the typical column, but numeric values MUST be specified for the first and last voltage points on any I-V table. Each I-V table must have at least 2 , but not more than 100 , rows.
Other Notes: The I-V table of the [Pullup] and the [POWER Clamp] structures are 'Vcc relative', meaning that the voltage values are referenced to the Vcc pin. (Note: Under these keywords, all references to 'Vcc' refer to the voltage rail defined by the [Voltage Range], [Pullup Reference], or [POWER Clamp Reference] keywords, as appropriate.) The voltages in the data tables are derived from the equation: Vtable = Vcc Voutput.
Therefore, for a 5 V model, -5 V in the table actually means 5 V above Vcc, which is +10 V with respect to ground; and 10 V means 10 V below Vcc, which is -5 V with respect to ground. Vcc-relative data is necessary to model a pullup structure properly, since the output current of a pullup structure depends on the voltage between the output and Vcc pins and not the voltage between the output and ground pins. Note that the [GND Clamp] I-V table can include quiescent input currents, or the currents of a 3-stated output, if so desired.
When tabulating data for ECL models, the data in the [Pulldown] table is measured with the output in the 'logic low' state. In other words, the data in the table represents the I-V characteristics of the output when the output is at the most negative of its two logic levels. Likewise, the data in the [Pullup] table is measured with the output in the
```

'logic one' state and represents the I-V characteristics when the output is at the most positive logic level. Note that in BOTH of these cases, the data is referenced to the Vcc supply voltage, using the equation: Vtable = Vcc - Voutput.

Monotonicity Requirements:
To be monotonic, the $I-V$ table data must meet any one of the following 8 criteria:

1- The CURRENT axis either increases or remains constant as the voltage axis is increased.
2- The CURRENT axis either increases or remains constant as the voltage axis is decreased.
3- The CURRENT axis either decreases or remains constant as the voltage axis is increased.
4- The CURRENT axis either decreases or remains constant as the voltage axis is decreased.

5- The VOLTAGE axis either increases or remains constant as the current axis is increased.
6- The VOLTAGE axis either increases or remains constant as the current axis is decreased.
7- The VOLTAGE axis either decreases or remains constant as the current axis is increased.
8- The VOLTAGE axis either decreases or remains constant as the current axis is decreased.

An IBIS syntax checking program shall test for non-monotonic data and provide a maximum of one warning per $I-V$ table if non-monotonic data is found. For example:
"Warning: Line 300, Pulldown I-V table for model DC040403 is non-monotonic! Most simulators will filter this data to remove the non-monotonic data."

It is also recognized that the data may be monotonic if currents from both the output stage and the clamp diode are added together as most simulators do. To limit the complexity of the IBIS syntax checking programs, such programs will conduct monotonicity testing only on one $I-V$ table at a time.

It is intended that the [POWER Clamp] and [GND Clamp] tables are summed together and then added to the appropriate [Pullup] or [Pulldown] table when a buffer is driving high or low, respectively.

From this assumption and the nature of 3-statable buffers, it follows that the data in the clamping table sections are handled as constantly present tables and the [Pullup] and
[Pulldown] tables are used only when needed in the simulation.
The clamp tables of an Input or I/O buffer can be measured directly with a curve tracer, with the I/O buffer 3-stated. However, sweeping enabled buffers results in tables that are the sum of the clamping tables and the output structures. Based on the assumption outlined above, the [Pullup] and

```
[Pulldown] tables of an IBIS model must represent the
---------
Pulldown]
Voltage
|
    -5.0V -40.0
    -4.0V -39.0
| .
| .
        0.0V 0.0m 0.0m 0.0m
|.
|.
        5.0V 40.0m 34.0m 45.0m
    10.0V 45.0
|
[Pullup
|
|
|
    -5.0V 32.0m
    -4.0V 31.0m
|
|
        0.0V 0.0m 0.0m 0.0m
| .
| .
        5.0V -32.0m
        -30.0m -35.0m
        10.0V -38.0
        -35.0m
        -40.0m
|
[GND Clamp]
|
| Voltage I(typ) I min) I (max)
|
    -5.0V -3900.0m
    -0.7V -80.0m -75.0m -85.0m
    -0.6V -22.0m -20.0m -25.0m
    -0.5V -2.4m -2.0m -2.9m
    -0.4V 0.0m 0.0m 0.0m
        5.0V 0.0m 0.0m 0.0m
|
```



```
Low State (logic zero)
The effective current table for the Isso pu current is
extracted by the following process. The buffer is set to
"logic one". A Vtable voltage source is inserted between the
[Pullup Reference] node and the buffer as shown below. This
Vtable voltage is swept form -Vcc (typical) to +Vcc (typical)
and is relative to the [Pullup Reference] typ/min/max values
for the corresponding columns. The output is connected to the
Vcc (typical) value as shown below.
```

```
High State (logic one)
For each of these extractions, the corresponding [GND Clamp]
and [POWER Clamp] currents need to be removed. Normally
these are negligible. However, if on-die terminators exist,
the extra currents that are associated with them should be
removed from the [ISSO PD] and [ISSO PU] tables. The process
details are not discussed here, but need to be solved by the
modeler. Such details may depend upon the contents of the
[GND Clamp] and [POWER Clamp] tables and the
[GND Clamp Reference] and [POWER Clamp Reference] selections.
Currents are considered positive when their direction is into
the component.
Other Notes: Simulators can use such tables to calculate modulation
coefficients to modulate the original pulldown and pullup
currents when a voltage variation on the pullup and pulldown
reference nodes is revealed during power and/or ground bounce,
and/or SSO simulation events.
To describe the modulation coefficients, a reference algorithm
to generate an output response producing Vout(t) for a given
load including clamp currents that requires an Iout(t) is
shown in terms of pullup table currents Ipu(Vcc-Vout(t)) and
pulldown table currents Ipd(Vout(t)).
```



When the supplies are modulated during simulation, the modulation coefficients Ksso_pu(Vtable_pu) and Ksso_pd(Vtable_pd) modify the equations as shown:


The Vtable_pd and Vtable_pu values may change at each time step. The Ksso_pd(Vtable_pd) and Ksso_pu(Vtable_pu) values are derived from the dynamic reference voltage variation and [ISSO PD] and [ISSO PU] table entries according to the formulas below:

```
Ksso_pd(Vtable_pd) = Isso_pd(Vtable_pd)/Isso_pd(0)
Ksso_pu(Vtable_pu) = Isso_pu(Vtable_pu)/Isso_pu(0)
Note that the extraction setup equates the currents for each column at Vtable \(=0\) lines to the corresponding pulldown and pullup table currents:
```

```
Isso_pd(0) = Ipd(Vcc)
```

Isso_pd(0) = Ipd(Vcc)
Isso_pu(0) = Ipu(Vcc)
Isso_pu(0) = Ipu(Vcc)
where Vcc are the typ/min/max values for the corresponding typ/min/max columns.
For example, for a typ/min/max [Voltage Range] of $5.0 \mathrm{~V}, 4.5 \mathrm{~V}$ and 5.5 V , and with the negative reference set to GND, the Isso_pu(0) and Isso_pu(0) values for typ/min/max should be as equal to the column values as shown:

|  | typ | $\min$ | $\max$ |
| :---: | :---: | :---: | :---: |
| Isso_pd(0) | Ipd(5.0) | $\operatorname{Ipd}(4.5)$ | $\operatorname{Ipd}(5.5)$ |
| Isso_pu(0) | Ipu(5.0) | $\operatorname{Ipu(4.5)}$ | $\operatorname{Ipu}(5.5)$ |

With no modulation, Ksso_pd(0) = 1 and Ksso_pu(0) = 1 . However, if during simulation of the typical corner the Vcc voltage drops from 5.0 to 4.7, then Vtable_pu $=5.0-4.7=$ 0.3 , and Ksso_pu(0.3) is calculated. If at the same time the ground reference voltage at the buffer increases to 0.2 V , then Ksso_pd(0.2) is calculated. These two modulation factors are used in the reference model calculations to account for gate modulation effects associated with both output transistors.
These modulation factors are updated at each time step.
Note, the [ISSO PD] and [ISSO PU] keywords are designed for CMOS technology and may not be appropriate for bipolar or ECL technologies. A single [ISSO PU] or [ISSO PD] keyword table is appropriate for open technologies such as Open_drain, Open_source, Open_sink, etc.
As a minor source of error, actual modulation effects may lag slighty from simulated modulation effects due to internal delays within the physical device.
Assume [Voltage Range is s 1.8 V (typ), 1.7 V (min) and 1.95 V (max).
|
The table voltage entries are relative to the typ/min/max of the corresponding reference voltage for each table.

```
```

[ISSO PD] | Relative to the [Pulldown Reference] voltage
|
Voltage I(typ) I(min) I max)
-1.8V 10.0m 7.0m 13.0m
| .
| .
-0.5V 24.0m 18.0m 31.0m
-0.2V 27.0m 20.0m 37.0m
0.0V 25.0m 19.0m 34.0m
0.2V 18.0m 13.0m 26.0m
0.5V 10.0m 7.0m 16.0m
0.7V 5.0m 3.0m 9.0m
1.0V 1.0m 0.7m
|
1.8V 0.0m 0.0m 0.0m
|
[ISSO_PU] | Relative to the [Pullup Reference] voltage)
|
| Voltage I(typ) I(min) I (max)
-1.8V -10.0m -9.0m -14.0m
| .
|.
-0.6V -28.0m -19.0m -40.0m
-0.4V -31.0m -22.0m -43.0m
-0.2V -29.0m -21.0m -40.0m
0.0V -27.0m -19.0m -38.0m
0.2V -21.0m -14.0m -31.0m
0.4V -14.0m -9.0m -22.0m
|
1.8V 0.0m 0.0m 0.0m
|
|====================================================================================
| Keywords: [Rgnd], [Rpower], [Rac], [Cac]
| Required: Yes, if they exist in the model
Description: The data for these keywords define the resistance values of
Rgnd and Rpower connected to GND and the POWER pins,
respectively, and the resistance and capacitance values for an
AC terminator.
Usage Rules: For each of these keywords, the three columns hold the
typical, minimum, and maximum resistance values. The three
entries for R(typ), R(min), and R(max), or the three entries
for C(typ), C(min), and C(max) must be placed on a single line
and must be separated by at least one white space. All three
columns are required under these keywords. However, data is
only required in the typical column. If minimum and/or
maximum values are not available, the reserved word "NA" must
be used indicating the R(typ) or C(typ) value by default.
Note that only one instance of any one of these keywords is
permitted within any single [Model]. For example, [Rgnd] may
not be used twice under the same [Model] description.
Other Notes: It should be noted that [Rpower] is connected to 'Vcc' and
[Rgnd] is connected to 'GND'. However, [GND Clamp Reference]

```
```

                    voltages, if defined, apply to [Rgnd]. [POWER Clamp
                    Reference] voltages, if defined, apply to [Rpower]. Either or
                    both [Rgnd] and [Rpower] may be defined and may coexist with
                    [GND Clamp] and [POWER Clamp] tables. If the terminator
                consists of a series R and C (often referred to as either an
                    AC or RC terminator), then both [Rac] and [Cac] are required.
                    When [Rgnd], [Rpower], or [Rac] and [Cac] are specified, the
                Model_type must be Terminator.
            |<-------------TERMINATOR Model----------------->
                    [Voltage Range] or
            [POWER Clamp Reference]
            O
                        |
            POWER_ O---O---O
            POWER_ O---O---O
            |--0-- | \
            |\mp@code{I-V |}
            |\mp@code{I-V |}
            |\mp@code{I-V |}
            |--0---| |
            M,
            |--o--| / / Rac
    ```
```

                            I
                    /
                    Cac
                        ===
            === co
            === co
            === co
                R_pkg
    ```

```

            m
        C_comp ===
            ----०----
            ----०----
                mp
                    \circ
            C_comp
    PIN

* Note: More advanced package parameters are available within this standard, including more detailed power and ground net descriptions.

```

```

| variable | R (typ) | R (min) | R (max) |  |
| :---: | :---: | :---: | :---: | :---: |
| [Rgnd] | 330 hm | 300 hm | 360 ohm | \| Parallel Terminator |
| [Rpower] | 220 hm | 200 hm | NA |  |
| \| ${ }^{\text {a }}$ |  |  |  |  |
| [Rac] | 30 ohm | NA | NA |  |
| \| |  |  |  |  |
| \| variable | C (typ) | $C$ (min) | C (max) | \| AC terminator |
| [Cac] | 50 pF | NA | NA |  |

```
```

===================================================================================
Keywords: [On], [Off]
Required: Yes, both [On] and [Off] for Series_switch Model_types only
Description: The 'On' state electrical models are positioned under [On].
The 'Off' state electrical models are positioned under [Off].
Usage Rules: These keywords are only valid for Series_switch Model_types.
Only keywords associated with Series switch electrica\overline{l}}\mathrm{ models
are permitted under [On] or [Off]. The Series electrical
models describe the path for one state only and do not use
the [On] and [Off] keywords.
In Series_switch models, [On] or [Off] must be positioned
before any of the [R Series], [L Series], Rl Series],
[C Series], [Lc Series], [Rc Series], [Series Current],
and [Series MOSFET] keywords. There is no provision for
any of these keywords to be defined once, but to apply to
both states.
[On]
| ... On state keywords such as [R Series], [Series Current], [Series MOSFET]
[Off]
... Off state keywords such as [R Series], [Series Current]
|

```

```

    Keywords: [R Series], [L Series], [Rl Series], [C Series], [Lc Series],
                [Rc Series]
    Required: Yes, if they exist in the model
    Description: The data for these keywords allow the definition of Series or
Series_switch R, L or C paths.
Usage Rules: For ea\overline{ch}}\mathrm{ of these keywords, the three columns hold the
typical, minimum, and maximum resistance values. The three
entries must be placed on a single line and must be separated
by at least one white space. All three columns are required
under these keywords. However, data is only required in the
typical column. If minimum and/or maximum values are not
available, the reserved word "NA" must be used.
Note that only one instance of any one of these keywords is
permitted within any single [On] or [Off] keyword for [Model]s
of type Series switch. For example, [L Series] may not be
used twice under the same [Off] description. Similarly, only
one instance of any one of these keyword is permitted within
any single [Model] of type Series.
Other Notes: This series RLC model is defined to allow IBIS to model simple
passive models and/or parasitics.
These keywords are valid only for Series or Series_switch
Model_types.
The model is:

```

```

[Rl Series] shall be defined only if [L Series] exists.
[Rl Series] is 0 ohms if it is not defined in the path.
[Rc Series] and [Lc Series] shall be defined only if
[C Series] exists. [Rc Series] is 0 ohms if it is not
defined in the path. [Lc Series] is O henries if it is
not defined in the path.
C comp values are ignored for series models.

| variable | R (typ) | R (min) | R (max) |  |
| :---: | :---: | :---: | :---: | :---: |
| [R Series] | 8ohm | 6 hm | 120hm |  |
| variable | L (typ) | L (min) | L (max) |  |
| [L Series] | 5 nH | NA | NA |  |
| variable | R (typ) | R (min) | R (max) |  |
| [Rl Series] | 40 hm | NA | NA |  |
| \| variable | C (typ) | $C$ (min) | $C$ (max) | The other elements |
| [C Series] | 50 pF | NA | NA | are 0 impedance |

```

\section*{Keyword: [Series Current]}
```

Required: Yes, if they exist in the model
Description: The data points under this keyword define the I-V tables for voltages measured at Pin 1 with respect to Pin 2. Currents are considered positive if they flow into Pin 1. Pins 1 and 2 are listed under the [Series Pin Mapping] keyword under columns [Series Pin Mapping] and pin 2, respectively. Usage Rules: The first column contains the voltage value, and the remaining columns hold the typical, minimum, and maximum current values. The four entries, Voltage, I(typ), I(min), and I (max) must be placed on a single line and must be separated by at least one white space.
All four columns are required under these keywords. However, data is only required in the typical column. If minimum and/or maximum current values are not available, the reserved word "NA" must be used. "NA" can be used for currents in the typical column, but numeric values MUST be specified for the first and last voltage points on any I-V table. Each I-V table must have at least 2 , but not more than 100 rows.
Other Notes: There is no monotonicity requirement. However the model supplier should realize that it may not be possible to derive a behavioral model from non-monotonic data.

```
```

                    This keyword is valid only for Series or Series_switch
                    Model_types.
            The model is:
                Table Current
                    ------>
                    + Table Voltage -
        Pin 1 |---------| Pin 2
            <---+ +--->
            |---------- |
                            C comp values are ignored for [Series Current] models.
    |---------------------------------------------------------------------------------------
[Series Current]
Voltage I(typ) I(min) I(max)
-5.0V -3900.0m -3800.0m -4000.0m
-0.7V -80.0m -75.0m -85.0m
-0.6V -22.0m -20.0m -25.0m
-0.5V -2.4m -2.0m -2.9m
-0.4V 0.0m 0.0m 0.0m
5.0V 0.0m 0.0m 0.0m
|
|=====================================================================================
Keyword: [Series MOSFET]
Required: Yes, for series MOSFET switches
Description: The data points under this keyword define the I-V tables for
voltages measured at Pin 2 for a given Vds setting. Currents
are considered positive if they flow into Pin 1. Pins 1 and
2 are listed under the [Series Pin Mapping] keyword under
[Series Pin Mapping] and pin_2 columns, respectively.
Sub-Params: Vds
Usage Rules: The first column contains the voltage value, and the three
remaining columns hold the typical, minimum, and maximum
current values. The four entries, Voltage, I(typ), I(min),
and I(max) must be placed on a single line and must be
separated by at least one white space.
All four columns are required under this keyword. However,
data is only required in the typical column. If minimum
and/or maximum current values are not available, the reserved
word "NA" must be used. "NA" can be used for currents in the
typical column, but numeric values MUST be specified for the
first and last voltage points on any I-V table. Each I-V
table must have at least 2, but not more than 100 rows.
Other Notes: There is no monotonicity requirement. However the model
supplier should realize that it may not be possible to derive
a behavioral model from non-monotonic data.

```

```

Either of the FETs could be removed (or have zero current contribution). Thus this model covers all four conditions, off, single NMOS, single PMOS and parallel NMOS/PMOS.

$$
\begin{aligned}
& \text { Voltage }=\text { Table Voltage }=\text { Vtable }=\text { Vcc }- \text { Vs } \\
& \text { Ids }=\text { Table Current for a given Vcc and Vds }
\end{aligned}
$$

Internal Logic that is generally referenced to the power rail is used to set the NMOS MOSFET switch to its 'ON' state. Internal logic likewise referenced to ground is used to set the PMOS device to its 'ON' state if the PMOS device is present. Thus the [Voltage Range] settings provide the assumed gate voltages. If the [POWER Clamp Reference] exists, it overrides the [Voltage Range] value. The table entries are actually Vgs values of the NMOS device and Vcc - Vgs values of the PMOS device, if present. The polarity conventions are identical with those used for other tables that are referenced to power rails. Thus the voltage column can be viewed as a table defining the source voltages Vs according to the convention: Vtable $=$ Vcc - Vs. This convention remains even without the NMOS device.
If the switch is used in an application such as interfacing between 3.3 V and 5.0 V logic, the Vcc may be biased at a voltage (such as 4.3 V ) that is different from a power rail voltage (such as 5.0 V ) used to create the model. Just readjust the [Voltage Range] entries (or [POWER Clamp Reference] entries).
One fundamental assumption in the MOSFET switch model is that it operates in a symmetrical manner. The tables and expressions are given assuming that Vd >= Vs. If Vd < Vs, then apply the same relationships under the assumption that the source and drain nodes are interchanged. A consequence of this assumption is that the Vds subparameter is constrained to values Vds $>0$. It is assumed that with Vds $=0$ the currents will be 0 mA . A further consequence of this assumption that would be embedded in the analysis process is that the voltage table is based on the side of the model with the lowest voltage (and that side is defined as the source). Thus the analysis must allow current to flow in both directions, as would occur due to reflections when the switch is connected in

```
```

series with an unterminated transmission line.
The model data is used to create an On state relationship
between the actual drain to source current, ids, and the
actual drain to source voltage, vds:
ids = f(vds).
This functional relationship depends on the actual source voltage Vs and can be expressed in terms of the corresponding table currents associated with Vs (and expressed as a function of Vtable).
If only one [Series MOSFET] table is supplied (as a first order approximation), the functional relationship is assumed to be linearly related to the table drain to source current, Ids, for the given Vds subparameter value and located at the existing gate to source voltage value Vtable. This table current is denoted as Ids(Vtable, Vds). The functional relationship becomes:

$$
\text { ids }=\text { Ids(Vtable, Vds) * vds/Vds. }
$$

More than one [Series MOSFET] table under a [Model] keyword is permitted. However, the usage of this data is simulator dependent. Each table must begin with the [Series MOSFET] keyword and Vds subparameter. Each successive [Series MOSFET] table must have a different subparameter value for Vds. The number of tables for any specific [Model] must not exceed 100.
C_comp values are ignored for [Series MOSFET] models.

```
[Series MOSFET]
```

[Series MOSFET]
Vds = 1.0
| Voltage I(typ) I (min) I max)
5.0V 257.9m 153.3m 399.5m | Defines the Ids current as a
4.0V 203.0m 119.4m 317.3m | function of Vtable, for Vds = 1.0
3.0V 129.8m 74.7m 205.6
2.0V 31.2m 16.6m 51.0
1.0V 52.7p 46.7p 56.7p
0.0V 0.0p 0.0p 0.0p
|

```
```

| A PMOS/NMOS Example
|
[On]
[Series MOSFET]
Vds = 0.5
| Voltage I(typ) I(min) I(max)
0.0 48.6ma NA NA
0.1 47.7ma NA NA
0.2 46.5ma NA NA
0.3 46.1ma NA NA
0.4 45.3ma NA NA
0.5 44.4ma NA NA
0.6 42.9ma NA NA
0.7 42.3ma NA NA
0.8 41.2ma NA NA
0.9 39.7ma NA NA
1.0 38.6ma NA NA
1.1 38.1ma NA NA
1.2 38.6ma NA NA
1.3 40.7ma NA NA
1.4 45.0ma NA NA
1.5 49.2ma NA NA
1.6 52.3ma NA NA
1.7 55.1ma NA NA
1.8 57.7ma NA NA
1.9 58.8ma NA NA
2.0 58.9ma NA NA
2.1 59.2ma NA NA
2.2 59.3ma NA NA
2.3 59.4ma NA NA
2.4 59.8ma NA NA
2.5 60.1ma NA NA
2.6 61.8ma NA NA
2.7 62.3ma NA NA
2.8 63.4ma NA NA
2.9 64.4ma NA NA
3.0 65.3ma NA NA
3.1 66.0ma NA NA
3.2 66.8ma NA NA
3.3 68.2ma NA NA
|
|===================================================================================
| Keyword: [Ramp]
Required: Yes, except for inputs, terminators, Series and Series_switch
model types
Description: Defines the rise and fall times of a buffer. The ramp rate
does not include packaging but does include the effects of the
C_comp or C_comp_* parameters.
Sub-Params: d\overline{V}/dt_r, dV/dt_f,
Usage Rules: The rise and fāll t\overline{ime is defined as the time it takes the}
output to go from 20% to 80% of its final value. The ramp
rate is defined as:
dV 20% to 80% voltage swing
dt Time it takes to swing the above voltage

```
```

| The ramp rate must be specified as an explicit fraction and
must not be reduced. The [Ramp] values can use "NA" for the min and max values only. The R_load subparameter is optional if the default 50 ohm load is used. The R_load subparameter is required if a non-standard load is used.
[Ramp]

```

```

| Keywords: | [Rising Waveform], [Falling Waveform] |
| :---: | :---: |
| Required: | No |
| Description: | Describes the shape of the rising and falling edge waveforms of a driver. |
| Sub-Params: | ```R_fixture, V_fixture, V_fixture_min, V_fixture_max, C_fixture, L fixture, R dut, L dut, C dut``` |
| Usage Rules: | Each [Rising Waveform] and [Falling Waveform] keyword |
|  | introduces a table of voltage versus time points that describe the shape of an output waveform. These voltage versus time |
|  | points are taken under the conditions specified by the |
|  | R/L/C/V_fixture and R/L/C_dut subparameters. The table itself |
|  | consists of one column of time points, then three columns of |
|  | voltage points in the standard typ, min, and max format. The |
|  | four entries must be placed on a single line and must be |
|  | separated by at least one white space. All four columns are |
|  | required. However, data is only required in the typical |
|  | column. If minimum or maximum data is not available, use the |
|  | reserved word "NA". The first value in the time column need |
|  | not be '0'. Time values must increase as one parses down the |
|  | table. The waveform table can contain a maximum of 1000 data |
|  | rows. A maximum of 100 waveform tables are allowed per model. |
|  | Note that for backward compatibility, the existing [Ramp] |
|  | keyword is still required. The data in the waveform table is taken with the effects of the $C$ comp parameter included. |
|  |  |
|  | A waveform table must include the entire waveform; i.e., the |
|  | first entry (or entries) in a voltage column must be the DC |
|  | voltage of the output before switching and the last entry (or |
|  | entries) of the column must be the final DC value of the |
|  | output after switching. Each table must contain at least two |
|  | entries. Thus, numerical values are required for the first |
|  | and last entries of any column containing numerical data. |
|  |  |
|  | The data in all of the waveform tables should be time |
|  | correlated. In other words, the edge data in each of the |
|  | tables (rising and falling) should be entered with respect to |
|  | a single point in time when the input stimulus is assumed to |
|  | have initiated a logic transition. All waveform extractions |
|  | should reference a common input stimulus time in order to |
|  | provide a sufficiently accurate alignment of waveforms. The |
|  | first line in each waveform table should be assumed to be the |
|  | reference point in time corresponding to a logic transition. |
|  | For example, assume that some internal rising edge logic |

```
```

transition starts at time $=0$. Then a rising edge voltage-time table might be created starting at time zero. The first several table entries might be some "lead-in" time caused by some undefined internal buffer delay before the voltage actually starts transitioning. The falling edge stimulus (for the purpose of setting reference time for the voltage-time table) should also start at time $=0$. And, the falling edge voltage-time table would be created starting at time zero with a possibly different amount of "lead-in" time caused by a possibly different but corresponding falling edge internal buffer delay. Any actual device differences in internal buffer delay time between rising and falling edges should appear as differing lead-in times between the rising and the falling waveforms in the tables just as any differences in actual device rise and fall times appear as differing voltage-time entries in the tables.
A [Model] specification can contain more than one rising edge or falling edge waveform table. However, each new table must begin with the appropriate keyword and subparameter list as shown below. If more than one rising or falling edge waveform table is present, then the data in each of the respective tables must be time correlated. In other words, the rising (falling) edge data in each of the rising (falling) edge waveform tables must be entered with respect to a common reference point on the input stimulus waveform.
The 'fixture' subparameters specify the loading conditions under which the waveform is taken. The R_dut, C_dut, and L_dut subparameters are analogous to the package parameters R_pkg, C_pkg, and L_pkg and are used if the waveform includes the effects of pin inductance/capacitance. The diagram below shows the interconnection of these elements.

```

```

NOTE: The use of L_dut, R_dut, and C_dut is strongly discouraged in developing waveform data from simulation models. Some simulators may ignore these parameters because they may introduce numerical time constant artifacts.
Only the R_fixture and V_fixture subparameters are required, the rest of the subparameters are optional. If a subparameter is not used, its value defaults to zero. The subparameters must appear in the text after the keyword and before the first row of the waveform table.

```

\begin{tabular}{cccc}
1.0000 ns & 1.1697 V & 2.3270 V & 0.5364 V \\
1.2000 ns & 0.7539 V & 1.8470 V & 0.4524 V \\
1.4000 ns & 0.5905 V & 1.5430 V & 0.4368 V \\
1.6000 ns & 0.4923 V & 1.2290 V & 0.4266 V \\
1.8000 ns & 0.4639 V & 0.9906 V & 0.4207 V \\
2.0000 ns & 0.4489 V & 0.8349 V & 0.4169 V \\
\(\ldots\) & & 0.4935 V & \\
10.0000 ns & 0.3950 V & & 0.3841 V
\end{tabular}


\section*{Keyword: [Composite Current]}

\section*{Required: No}

Description: Describes the shape of the rising and falling edge current waveforms from the power reference terminal of the buffer.
Usage Rules: The [Composite Current] keyword is positioned under the last row of the [Rising Waveform] table (for rising waveform currents) or [Falling Waveform] table (for falling waveform currents). The keywords are followed by a table of current versus time rows (I-T) that describe the shape of a current waveform. These I-T tables inherit the test fixture load of the [Rising Waveform] or [Falling Waveform] R/L/C/V_fixture and R/L/C_dut subparameters.

The [Composite Current] keyword is optional. It can be omitted, or it can be positioned under a few, but not all of the rising and falling waveform tables.

The table itself consists of one column of time points, then three columns of current points in the standard typ, min, and max format. The four entries must be placed on a single line and must be separated by at least one white space. All four columns are required. However, data is only required in the typical column. If minimum or maximum data is not available, use the reserved word "NA". The first value in the time column need not be '0'. Time values must increase as one parses down the table. The waveform table can contain a maximum of 1000 data points.

The I-T table data must be time-correlated with the V-T data above it. That is, the currents documented in the I-T table correspond to the voltages in the \(V-T\) table at the identical time points and for the given *_fixture load.

The diagram below illustrates a general configuration from which a [Rising Waveform] or [Falling Waveform] is extracted. The DUT die shows all of the available power and ground pin reference voltage terminals. For many buffers, only one power pin and one common ground pin terminal are used. The absolute GND is the reference for the V_fixture voltage and the package model equivalent network. It can also serve as a reference for C_comp, unless C_comp is optionally split into component attached to the other reference voltages.

The [Composite Current] I-T table includes all of the current through the [Pullup Reference] terminal. If the [POWER Clamp Reference] terminal is the same as the [Pullup Reference] terminal (according to the [Pin Mapping] keyword table),
```

            the [Composite Current] entries include the currents through
            both the [POWER Clamp] and [Pullup] sections of the DUT (for
            example, when an on-die terminator is connected to the power
            reference terminal). Note that the terminals are shown in
            terms of separately defined reference voltages, but still
            exist even if they are defined with default [Voltage Range]
                or 0 V settings.
            [External Reference] - (used only for non-driver modes)
            [POWER Clamp Reference]
            [Pullup Reference] - (the power reference terminal)
            | | [Composite Current]
            | V
            PACKAGE | TEST FIXTURE
            |_ PACKAGE |
    ```

```

            [GND Clamp Reference]
            For * ECL model types, the [Pullup] and [Pulldown] sections
                of the DUT share the same power reference terminal. The
                [Composite Current] includes the currents through both
                sections.
    Other Notes: The diagram below documents some expected internal paths for
a useful special case where only one common power pin (VDDQ)
and one common ground exists (GND).

```

[Rc Series] and [R Series] under a separate [Model]. These elements are connected using the [Series Pin Mapping] keyword. Paths between several voltage rails can be modeled in this manner. The [Pin Mapping] keyword documents what buffers share common and often isolated power rails.
The C_p+b value might include the detailed distribution of C_comp when C_comp* is attached to several rails. If the C_comp value and the C_p+b value are about the same māgnitude, the [C Series] value should be adjusted to avoid double counting.
The power reference terminal (VDDQ) is usually the [Pullup Reference], or the default [Voltage Range] terminal. The [Pulldown Reference] terminal is usually at the GND connection.
The [Composite Current] can still be defined for model types without the [Pullup] keywords (such as Open_drain) because the [Pullup Reference] or [Voltage Range] are still required. Pre-driver and other internal paths still can exist.
In most cases six [Composite Current] tables are recommended for accurate modeling. The first four tables correspond to the recommended fixture conditions for [Rising Waveform] and [Falling Waveform] tables (normally 50 ohm loads to Vdd and GND). Two additional waveforms for no load conditions (such as with an R_fixure of 1.0 Megaohm) are useful. However, some EDA tools process only the first four waveforms. So the additional open load waveforms for I-T tables should be in [Rising Waveform] and [Falling Waveform] tables that are positioned after the other V-T tables to maintain the best output response simulation accuracy.
For Open_drain and Open_source technologies, two tables are often specified (one for the [Rising Waveform] and one for the [Falling Waveform]). The tables should be positioned in front of any other optional waveform tables because some EDA tools process just the first two tables. Also, the open load tables may not yield meaningful simulations unless internal on-die terminators exist.
When the [Model] is configured for differential operation with the [Diff Pin] keyword, the individual I-T currents for each [Model] are used as an approximation, and may not accurately conform to the measured currents under actual differential operation.
The [Composite Current] table can be derived from currents measured at the [Pulldown Reference] (GND) node, but adjusted for the current flowing through the output pin and at other terminals.
The [Pin Mapping] keyword is used to document how buffers with common voltage rails are connected. The effective impedances for each buffer between the [Pullup Reference]
```

```
and [Pulldown Reference] are then combined to form the total
effective impedance between the voltage rails.
The [Composite Current] keyword does not accurately document
the effects of controlled switching buffers such as those
with [Submodel] or [Driver Schedule] keywords. The currents
associated with [Submodel] switching under specified test
load conditions can occur at different times under other load
conditions. The scheduled models under the [Driver Schedule]
keyword can be attached to different voltage rails in an
undocumented manner.
|
[Rising Waveform]
R fixture = 50.0
V_fixture = 0.0
| ...
... | Rising Waveform table
| ...
[Composite Current]
|
Time I(typ) I(min) I (max)
0 4.243E-05 NA NA
4.00E-11 4.244E-05 NA NA
8.00E-11 4.242E-05 NA NA
1.20E-10 4.265E-05 NA NA
1.60E-10 3.610E-05 NA NA
..
..
..
3.80E-09 2.012E-02 NA NA
3.84E-09 2.012E-02 NA NA
3.88E-09 2.012E-02 NA NA
3.92E-09 2.012E-02 NA NA
3.96E-09 2.012E-02 NA NA
4.00E-09 2.012E-02 NA NA
|
[Falling Waveform]
R fixture = 50.0
V_fixture = 1.8
| ...
| ... | Falling Waveform table
| ...
[Composite Current]
|
| Time I(typ) I(min) I (max)
0 4.302E-05 NA NA
4.00E-11 4.299E-05 NA NA
8.00E-11 4.304E-05 NA NA
1.20E-10 4.287E-05 NA NA
1.60E-10 4.782E-05 NA NA
2.00E-10 1.459E-04 NA NA
..
..
..
```

```
\begin{tabular}{llll}
\(3.80 \mathrm{E}-09\) & \(4.933 \mathrm{E}-05\) & NA & NA \\
\(3.84 \mathrm{E}-09\) & \(5.211 \mathrm{E}-05\) & NA & NA \\
\(3.88 \mathrm{E}-09\) & \(5.490 \mathrm{E}-05\) & NA & NA \\
\(3.92 \mathrm{E}-09\) & \(5.441 \mathrm{E}-05\) & NA & NA \\
\(3.96 \mathrm{E}-09\) & \(4.842 \mathrm{E}-05\) & NA & NA \\
\(4.00 \mathrm{E}-09\) & \(4.244 \mathrm{E}-05\) & NA & NA
\end{tabular}
|
... etc.
|
```



## Keyword: [Test Data]

```
Required: No
Description: Indicates the beginning of a set of Golden Waveforms and references the conditions under which they were derived. An IBIS file may contain any number of [Test Data] sections representing different driver and load combinations.
Golden Waveforms are a set of waveforms simulated using known ideal test loads. They are useful in verifying the accuracy of behavioral simulation results against the transistor level circuit model from which the IBIS model parameters originated.
Sub-Params: Test_data_type, Driver_model, Driver_model_inv, Test_load Usage Rules: The name \(\bar{f}\) ollowing the \(\left[\right.\) Test Data] keyword is requirē \({ }^{-}\). It allows a tool to select which data to analyze.
The Test_data_type subparameter is required, and its value must be either "Single_ended" or "Differential." The value of Test_data_type must match the value of Test_load_type found in the load called by Test_load.
The Driver model subparameter is required. Its value specifies the "device-under-test" and must be a valid [Model] name. Driver_model_inv is only legal if Test_data_type is Differential. Driver model_inv is not required but may be used in the case in which a differential driver uses two different models for the inverting and non-inverting pins.
The Test_load subparameter is required and indicates which [Test Load] was used to derive the Golden Waveforms. It must reference a valid [Test Load] name.
```

```
[Test Data] Data1
Test_data_type Single_ended
Driver_model Buffer1
Test_load Load1
|
```



```
\begin{tabular}{rl} 
Keywords: & [Rising Waveform Near], [Falling Waveform Near], \\
& [Rising Waveform Far], [Falling Waveform Far], \\
& {\([\) Diff Rising Waveform Near], [Diff Falling Waveform Near], } \\
& {\([\) Diff Rising Waveform Far], [Diff Falling Waveform Far] }
\end{tabular}
Required: At least one Rising/Falling waveform is required under the scope of the [Test Data] keyword.
Description: Describes the shape of the rising and falling Golden Waveforms of a given driver and a given [Test Load] measured at the driver I/O pad (near) or receiver I/O pad (far). A model developer may use the [Rising Waveform Near/Far] and [Falling
```





```
|===================================================================================
|====================================================================================
|
Section 6a
A D D S U B MOD E L D E S C R I P T I O N
| =====================================================================================
|===================================================================================
The [Add Submodel] keyword can be used under a top-level [Model] keyword to
to add special-purpose functionality to the existing top-level model. This
section describes the structure of the top-level model and the submodel.
TOP-LEVEL MODEL:
When special-purpose functional detail is needed, the top-level model can
call one or more submodels. The [Add Submodel] keyword is positioned
after the initial set of required and optional subparameters of the [Model]
keyword and among the keywords under [Model].
The [Add Submodel] keyword lists of name of each submodel and the permitted
mode (Driving, Non-Driving or All) under which each added submodel is used.
SUBMODEL:
|
A submodel is defined using the [Submodel] keyword. It contains a subset
of keywords and subparameters used for the [Model] keyword along with other
keywords and subparameters that are needed for the added functionality.
The [Submodel] and [Submodel Spec] keywords are defined first since they
are used for all submodels.
The only required subparameter in [Submodel] is Submodel_type to define the
list of submodel types. No subparameters under [Model] are permitted under
the [Submodel] keyword.
|
The following set of keywords that are defined under the [Model] keyword are
supported by the [Submodel] keyword:
[Pulldown]
[Pullup]
[GND Clamp]
[POWER Clamp]
[Ramp]
[Rising Waveform]
[Falling Waveform]
The [Voltage Range], [Pullup Reference], [Pulldown Reference], [GND Clamp
Reference], and [POWER Clamp Reference] keywords are not permitted. The
voltage settings are inherited from the top-level model.
```

```
    These additional keywords are used only for the [Submodel] are documented
```

    in this section:
    [Submodel Spec]
    [GND Pulse Table]
    [POWER Pulse Table]
    The application of these keywords depends upon the Submodel_type entries
listed below:
Dynamic_clamp
Bus hol"
Fal̄_back
Permitted keywords that are not defined for any of these submodel types are
ignored. The rules for what set of keywords are required are found under
the Dynamic Clamp, Bus Hold, and Fall Back headings of this section.
|

Keyword: [Submodel]
Required: No
Description: Used to define a submodel, and its attributes.
Sub-Params: Submodel_type
Usage Rules: Each submodel must begin with the keyword [Submodel]. The
submodel name must match the one that is listed under an
[Add Submodel] keyword and must not contain more than 20
characters. A .ibs file must contain enough [Submodel]
keywords to cover all of the model names specified under the
[Add Submodel] keyword.
Submodel_type subparameter is required and must be one of the
following:
Dynamic_clamp, Bus_hold, Fall_back
The C_comp subparameter is not permitted under the [Submodel]
keyword. The total effective die capacitance including the
submodel contributions are provided in the top-level model.
Other Notes: The following list of keywords that are defined under the
[Model] keyword can be used under [Submodel]: [Pulldown],
[Pullup], [GND Clamp], [POWER Clamp], [Ramp], [Rising
Waveform], and [Falling Waveform].
The following list of additional keywords can be used:
[Submodel Spec], [GND Pulse Table], and [POWER Pulse Table].

[Submodel] Dynamic_clamp1
Submodel_type Dynamic_clamp
|


```
            Keyword: [Submodel Spec]
            Required: No
Description: The [Submodel Spec] keyword defines four columns under which
                                    specification and information subparameters are defined for
                    submodels.
Sub-Params: V_trigger_r, V_trigger_f, Off_delay
```



```
The following subparameters are used:
    V_trigger_r Rising edge trigger voltage
    V_trigger_f Falling edge trigger voltage
    O\overline{ff_delay - Turn-off delay from V_trigger_r or}
                    V_trigger_f
For each subparameter contained in the first column, the remaining three hold its typical, minimum and maximum values. The entries of typical, minimum and maximum be must be placed on a single line and must be separated by at least one white space. All four columns are required under the [Submodel Spec] keyword. However, data is required only in the typical column. If minimum and/or maximum values are not available, the reserved word "NA" must be used to indicate the typical value by default.
The values in the minimum and maximum columns usually correspond to the values in the same columns for the inherited top-level voltage range or reference voltages in the top-level model. The V_trigger_r and V_trigger_f subparameters should hold values in the min̄imum an \(\bar{d}\) maximum columns that correspond to the voltage range or reference voltages of the top-level model. The Off_delay subparameter, however, is an exception to this rule because in some cases it may be completely or or partially independent from supply voltages and/or manufacturing process variations. Therefore the minimum and maximum entries for the Off_delay subparameter should be ordered simply by their magnitude.
Unless noted, each [Submodel Spec] subparameter is independent of any other subparameter.
V_trigger_r, V_trigger_f rules:
The voltage trigger values for the rising and falling edges provide the starting time when an action is initiated.
Off_delay rules:
The functionality of the Off_delay subparameter is to provide an additional time related mechanism to turn off circuit elements.
```

```
| Dynamic Clamp Example:
|
[Submodel Spec]
| Subparameter typ min max
|
V_trigger_r 3.6 2.9 4.3 | Starts power pulse table
V_trigger_f 1.4 1.2 1.6 | Starts gnd pulse table
| Bus Hold Example:
|
[Submodel Spec]
Subparameter
V_trigger_r 3.1 2.4 3.7 | Starts low to high
V_trigger_f
    1.8
    .0 Starts high to low
    | bus hold transition
|
| Bus_hold application with pullup structure triggered on and then clocked
| off:
|
[Submodel Spec]
\begin{tabular}{lccc:l} 
| Subparameter & typ & min & max & \\
V_trigger_r & 3.1 & 2.4 & 3.7 & Low to high transition \\
& & & triggers the turn on \\
V_trigger_f & -10.0 & -10.0 & -10.0 & Not used, so trigger \\
& & & & voltages are set out \\
Off_delay & \(5 n\) & \(4 n\) & of range & Time from rising edge \\
& & & & trigger at which the
\end{tabular}
|
|=====================================================================================
|
Dynamic Clamp:
| When the Submodel_type subparameter under the [Submodel] keyword is set to
Dynamic_clamp, the submodel describes the dynamic clamp functionality.
The [GND Pulse Table] and [POWER Pulse Table] keywords are defined. An
| example for a complete dynamic clamp model is provided.
|
|==================================================================================
    Keywords: [GND Pulse Table], [POWER Pulse Table]
    Required: No
Description: Used to specify the offset voltage versus time of [GND Clamp]
and [POWER Clamp] tables within submodels.
Usage Rules: Each [GND Pulse Table] and [POWER Pulse Table] keyword
introduces a table of voltage vs. time points that describe
    the shape of an offset voltage from the [GND Clamp Reference]
    voltage (or default ground) or the [POWER Clamp Reference]
    voltage (or default [Voltage Range] voltage). Note, these
    voltage values are inherited from the top-level model.
    The table itself consists of one column of time points, then
        three columns of voltage points in the standard typ, min, and
        max format. The four entries must be placed on a single line
```

```
and must be separated by at least one white space. All four columns are required. However, data is only required in the typical column. If minimum or maximum data is not available, use the reserved word "NA". Time values must increase as one parses down the table. The waveform table can contain of maximum of 100 rows.
Each table must contain at least two entries. Thus, numerical values are required for the first and last entries of any column containing numerical data.
The voltage entries in both the [Gnd Pulse Table] and [POWER Pulse Table] tables are directly measured offsets. At each instance, the [Gnd Pulse Table] voltage is ADDED to the [GND Clamp] table voltages to provide the shifted table voltages. At each instance, the [POWER Pulse Table] voltage is
SUBTRACTED (because of polarity conventions) from the [POWER Clamp] table voltages to provide the shifted table voltages.
Only one [GND Pulse Table] and one [POWER Pulse Table] are allowed per model.
The [GND Pulse Table] and [POWER Pulse Table] interact with [Submodel Spec] subparameters V_trigger_f and V_trigger_r. Several modes of operation exist based on whether a pulse table and its corresponding trigger subparameter are given. These modes are classified as triggered and static.
Triggered Mode:
For triggered mode a pulse table must exist and include the entire waveform; i.e., the first entry (or entries) in a voltage column must be equal to the last entry.
Also, a corresponding [Submodel Spec] V_trigger_* subparameter must exist. The triggered interaction is described:
The V_trigger_f subparameter under [Submodel Spec] is used to dē̄ect whē the falling edge waveform at the die passes the trigger voltage. At that time the [Gnd Pulse Table] operation starts. Similarly, the V_trigger_r subparameter is used to detect when the rising edge waveform at the die passes the trigger voltage. At that time [POWER Pulse Table] operation starts. The [GND Pulse Table] dependency is shown below:
```

```
```

                                    Waveform at Die
    ```
```

```
                                    Waveform at Die
```



```
I
```

I
|
|
\circ
\circ
^
^
|_ [GND Pulse Table] operation starts at this time
|_ [GND Pulse Table] operation starts at this time
The V_trigger_r and [POWER Pulse Table] operate in a similar manner. When
The V_trigger_r and [POWER Pulse Table] operate in a similar manner. When
the V_trigger_r voltage value is reached on the rising edge, the [POWER
the V_trigger_r voltage value is reached on the rising edge, the [POWER
Pulse Table] is started. Normally the offset voltage entries in the [POWER
Pulse Table] is started. Normally the offset voltage entries in the [POWER
Pulse Table] are negative.
Pulse Table] are negative.
|
|
Static Mode:
Static Mode:
When the [GND Pulse Table] keyword does not exist, but the added model
When the [GND Pulse Table] keyword does not exist, but the added model
[GND Clamp] table does exist, the added model [GND Clamp] is used directly.
[GND Clamp] table does exist, the added model [GND Clamp] is used directly.
Similarly, when the [POWER Pulse Table] keyword does not exist, but the
Similarly, when the [POWER Pulse Table] keyword does not exist, but the
added model [POWER Clamp] table does exist, the added model [POWER Clamp]
added model [POWER Clamp] table does exist, the added model [POWER Clamp]
is used directly.
is used directly.
This mode provides additional fixed clamping to an I/O_* buffer or a
This mode provides additional fixed clamping to an I/O_* buffer or a
3-state buffer when it is used as a driver.
3-state buffer when it is used as a driver.


| ---------------------------------------------------------------------------------------- |
| :-- |

Example of Dynamic_clamp Model with both dynamic GND and POWER clamps:
Example of Dynamic_clamp Model with both dynamic GND and POWER clamps:
|
|
[Submodel] Dynamic_Clamp_1
[Submodel] Dynamic_Clamp_1
Submodel_type Dynamic_clamp
Submodel_type Dynamic_clamp
|
[Submodel Spec]
[Submodel Spec]
| Subparameter typ min max
| Subparameter typ min max
V_trigger_f 1.4 1.2 1.6 | Falling edge trigger
V_trigger_f 1.4 1.2 1.6 | Falling edge trigger
V_trigger_r 3.6 2.9 4.3 | Rising edge trigger
V_trigger_r 3.6 2.9 4.3 | Rising edge trigger
| typ min max
| typ min max
| [Voltage Range] 5.0 4.5 5.5
| [Voltage Range] 5.0 4.5 5.5
| Note, the actual voltage range and reference voltages are inherited from
| Note, the actual voltage range and reference voltages are inherited from
| the top-level model.

```
| the top-level model.
```



```
[POWER Clamp] | Table to be offset
\begin{tabular}{cccc} 
Voltage & I (typ) & I (min) & I (max) \\
& & & \\
-5.000 & \(1.150 e+01\) & \(1.100 \mathrm{e}+01\) & \(1.150 \mathrm{e}+01\) \\
-4.000 & \(7.800 \mathrm{e}+00\) & \(7.500 \mathrm{e}+00\) & \(8.150 \mathrm{e}+00\) \\
-3.000 & \(4.350 \mathrm{e}+00\) & \(4.100 \mathrm{e}+00\) & \(4.700 \mathrm{e}+00\) \\
-2.000 & \(1.100 \mathrm{e}+00\) & \(8.750 \mathrm{e}-01\) & \(1.300 \mathrm{e}+00\) \\
-1.900 & \(8.000 \mathrm{e}-01\) & \(6.050 \mathrm{e}-01\) & \(1.000 \mathrm{e}+00\) \\
-1.800 & \(5.300 \mathrm{e}-01\) & \(3.700 \mathrm{e}-01\) & \(7.250 \mathrm{e}-01\) \\
-1.700 & \(2.900 \mathrm{e}-01\) & \(1.800 \mathrm{e}-01\) & \(4.500 \mathrm{e}-01\) \\
-1.600 & \(1.200 \mathrm{e}-01\) & \(6.850 \mathrm{e}-02\) & \(2.200 \mathrm{e}-01\) \\
-1.500 & \(3.650 \mathrm{e}-02\) & \(2.400 \mathrm{e}-02\) & \(6.900 \mathrm{e}-02\) \\
-1.400 & \(1.200 \mathrm{e}-02\) & \(1.100 \mathrm{e}-02\) & \(1.600 \mathrm{e}-02\) \\
-1.300 & \(6.300 \mathrm{e}-03\) & \(6.650 \mathrm{e}-03\) & \(6.100 \mathrm{e}-03\) \\
-1.200 & \(4.200 \mathrm{e}-03\) & \(4.750 \mathrm{e}-03\) & \(3.650 \mathrm{e}-03\) \\
-1.100 & \(2.900 \mathrm{e}-03\) & \(3.500 \mathrm{e}-03\) & \(2.350 \mathrm{e}-03\) \\
-1.000 & \(1.900 \mathrm{e}-03\) & \(2.450 \mathrm{e}-03\) & \(1.400 \mathrm{e}-03\) \\
-0.900 & \(1.150 \mathrm{e}-03\) & \(1.600 \mathrm{e}-03\) & \(7.100 \mathrm{e}-04\) \\
-0.800 & \(5.500 \mathrm{e}-04\) & \(9.150 \mathrm{e}-04\) & \(2.600 \mathrm{e}-04\) \\
-0.700 & \(1.200 \mathrm{e}-04\) & \(4.400 \mathrm{e}-04\) & \(5.600 \mathrm{e}-05\) \\
-0.600 & \(5.400 \mathrm{e}-05\) & \(1.550 \mathrm{e}-04\) & \(1.200 \mathrm{e}-05\) \\
-0.500 & \(1.350 \mathrm{e}-05\) & \(5.400 \mathrm{e}-05\) & \(1.300 \mathrm{e}-06\) \\
-0.400 & \(8.650 \mathrm{e}-07\) & \(7.450 \mathrm{e}-06\) & \(4.950 \mathrm{e}-08\) \\
-0.300 & \(6.250 \mathrm{e}-08\) & \(7.550 \mathrm{e}-07\) & \(0.000 \mathrm{e}+00\) \\
-0.200 & \(0.000 \mathrm{e}+00\) & \(8.400 \mathrm{e}-08\) & \(0.000 \mathrm{e}+00\) \\
-0.100 & \(0.000 \mathrm{e}+00\) & \(0.000 \mathrm{e}-08\) & \(0.000 \mathrm{e}+00\) \\
0.000 & \(0.000 \mathrm{e}+00\) & \(0.000 \mathrm{e}+00\) & \(0.000 \mathrm{e}+00\)
\end{tabular}
|
|
```



```
|====================================================================================
|
| Bus Hold:
|
| When the Submodel_type subparameter under the [Submodel] keyword is set to
| Bus_hold, the added model describes the bus hold functionality. However,
| while described in terms of bus hold functionality, active terminators
| can also be modeled.
|
| Existing keywords and subparameters are used to describe bus hold models.
| The [Pullup] and [Pulldown] tables both are used to define an internal
| buffer that is triggered to switch to its opposite state. This switching
| transition is specified by a [Ramp] keyword or by the [Rising Waveform] and
| [Falling Waveform] keywords. The usage rules for these keywords are the
| same as under the [Model] keyword. In particular, at least either the
| [Pullup] or [Pulldown] keyword is required. Also, the [Ramp] keyword is
| required, even if the [Rising Waveform] and [Falling Waveform] tables exist.
| However, the voltage ranges and reference voltages are inherited from the
| top-level model.
|
| For bus hold submodels, the [Submodel Spec] keyword, V_trigger_r, and
| V_trigger_f are required. The Off_delay subparameter is optional, and can
| only be used if the submodel consists of a pullup or a pulldown structure
| only, and not both. Devices which have both pullup and pulldown structures
| controlled in this fashion can be modeled using two submodels, one for each
| half of the circuit.
```

| The transition is triggered by action at the die using the [Submodel Spec] | V trigger r and V trigger f subparameters as described next. In all | subsequent discussions, "low" means the pulldown structure is on or active, | and the pullup structure is off or inactive if either or both exist. The opposite settings are referred to as "high".

If the starting voltage is below V trigger $f$, then the bus hold model is set to the low state causing additional pulldown current. If the starting | voltage is above V_trigger_r, the bus hold model is set to the high state for additional pullup current.

I
I Under some unusual cases, the above conditions can be both met or not met at | all. To resolve this, the EDA tool should compute the starting voltage with | the bus hold model set to low. If the starting voltage is equal to or less | than the average of V_trigger_r and V_trigger_f, keep the bus hold model l in the low state. Otherwise, set the bus hold model to the high state.

When the input passes through V_trigger_f during a high-to-low transition | at the die, the bus hold output switches to the low state. Similarly, when | the input passes though V_trigger_r during a low-to-high transition at the | die, the bus hold output switches to the high state.

If the bus hold submodel has a pullup structure only, V_trigger_r provides the time when its pullup is turned on and V trigger f or Off delay provides | the time when it is turned off, whichever occurs first. Similarly, if the | submodel has a pulldown structure only, V_trigger_f provides the time when
| its pulldown is turned on and V_trigger_r or Off_delay provides the time when it is turned off, whichever occurs first. The required V_trigger_r and V trigger f voltage entries can be set to values outside of the input | signal range if the pullup or pulldown structures are to be held on until | the Off_delay turns them off.

The starting mode for each of the submodels which include the Off_delay subparameter of the [Submodel Spec] keyword is the off state. Also, while two submodels provide the desired operation, either of the submodels may | exist without the other to simulate turning on and off only a pullup or a pulldown current.

The following tables summarizes the bus hold initial and switching transitions:

```
    BUS HOLD WITHOUT OFF DELAY:
    Initialization:
\begin{tabular}{ll} 
Initial Vdie Value & Initial Bus Hold \\
Submodel State
\end{tabular}
<= (V_trigger_f + V_trigger_r)/2 low | Recommendations if neither
> (V_trigger_f + V_trigger_r)/2 high | or both conditions above
                                    | are satisfied
Transitions:
        Prior Bus Hold Vdie transition Bus Hold
        Submodel State through Transition
            V_trigger_r/f
        low
        low V-trigger-
        high V'trigger r no change
        high V_trigger_f high-to-low
    BUS HOLD WITH OFF_DELAY (REQUIRES EITHER [PULLUP] or [PULLDOWN] ONLY):
Initialization:
        [Pullup] or Initial Bus Hold
        [Pulldown] Table Submodel State (Off Mode)
        [Pullup] low
        [Pulldown] high
    Transitions:
        Prior Bus Hold Vdie transition Bus Hold Off_delay
        Submodel State through Transition Trañsition
        V_trigger_r/f
        ---------------
        low
        low
        V_trigger_r low-to-high
        V_trigger_f no change no change
        high V_trigger_r no change no change
        high V_trigger_f high-to-low low-to-high
    Note, if Vdie passes again through the V_trigger_r/f thresholds
    before the Off_delay time is reached, the bus hold state follows the
    change documented in the first table, overriding the Off_delay
    transition.
No additional keywords are needed for this functionality.
```

```
| Complete Bus Hold Model Example:
|
[Submodel] Bus_hold_1
Submodel_type Bus_hold
|
[Submodel Spec]
```



```
|
[Pulldown]
|
-5V -100uA -80uA -120uA
-1V -30uA -25uA -40uA
OV O
1V 30uA 25uA 40uA
3V 50uA 45uA 50uA
5V 100uA 80uA 120uA
10v 120uA 90uA 150uA
|
[Pullup]
|
-5V 100uA 80uA 120uA
-1V 30uA 25uA 40uA
OV 0 0 0
1V -30uA -25uA -40uA
3V -50uA -45uA -50uA
5V -100uA -80uA -120uA
10v -120uA -90uA -150uA
|
|------------------------------------------------------------------------------------------
|
[Ramp]
| typ min max
dV/dt_r 2.0/0.50n 2.0/0.75n 2.0/0.35n
dV/dt_f 2.0/0.50n 2.0/0.75n 2.0/0.35n
R_load = 500
|
|----------------------------------------------------------------------------------------------
```

```
| Complete Pulldown Timed Latch Example:
|
[Submodel] Timed_pulldown_latch
Submodel_type Bus_hold
|
[Submodel Spec]
| Subparameter typ min max
|
V_trigger_r 3.1 2.6
V_trigger_f 1.3 1.2
Off_delay 3n 2n 5n | Delay to turn off the
|
| Note that if the input signal goes above the V_trigger_r value, the
| pulldown structure will turn off even if the timer didn't expire yet.
|
| typ min max
| [Voltage Range] 5.0 4.5 5.5
| Note, the actual voltage range and reference voltages are inherited from
| the top-level model.
|
[Pulldown]
|
-5V -100uA -80uA -120uA
-1V -30uA -25uA -40uA
OV 0 0 0
1V 30uA 25uA 40uA
3V 50uA 45uA 50uA
5V 100uA 80uA 120uA
10v 120uA 90uA 150uA
|
| [Pullup] table is omitted to signal Open_drain functionality.
|
|------------------------------------------------------------------------------------------
|
[Ramp]
| typ min max
dV/dt_ 2.0/0.50n 2.0/0.75n 2.0/0.35n
dV/dt }\mp@subsup{}{}{-
    2.0/0.50n 2.0/0.75n 2.0/0.35n
R_load = 500
|
|====================================================================================
|
| Fall Back:
|
| When the Submodel_type subparameter under the [Submodel] keyword is set to
| Fall_back, the added model describes the fall back functionality. This
| submodel can be used to model drivers that reduce their strengths and
| increase their output impedances during their transitions. The fall back
| submodel is specified in a restrictive manner consistent with its intended
| use with a driver model operating only in Driving mode. In a Non-Driving
```

mode, no action is specified. For example, a fall back submodel added to and Input or Terminator model would be inactive.

Existing keywords and subparameters are used to describe fall back models. However, only one [Pullup] or [Pulldown] table, but not both, is allowed. The switching transition is specified by a [Ramp] keyword or by the [Rising Waveform] and [Falling Waveform] keywords. The [Ramp] keyword is required, even if the [Rising Waveform] and [Falling Waveform] tables exist. However, the voltage ranges and reference voltages are inherited from the top-level model.

For fall back submodels, the [Submodel Spec] keyword, V_trigger_r, and V_trigger_f are required. Unlike the bus hold model, the Off_delay subparameter is not permitted. Devices which have both pullup and pulldown structures can be modeled using two submodels, one for the rising cycle and one for the falling cycle.

In all following discussion, "low" means the pulldown structure is on or active, and the pullup structure is off or inactive. The opposite settings are referred to as "high".

The transition is triggered by action at the die using the [Submodel Spec] V_trigger_r and V_trigger_f subparameters. The initialization and tr̄ansitions are sēt as follows:

INITIAL STATE:

| [Pullup] or [Pulldown] | Initial Fall Back |
| :--- | :--- |
| Table | Submodel State (Off Mode) |
| ----------------------------------------------- | low |
| [Pullup] | high |

DRIVER RISING CYCLE:

| $\begin{aligned} & \text { Prior } \\ & \text { State } \end{aligned}$ | Vdie | Rising Edge Transition | $\begin{aligned} & \text { Vdie > V_trigger_r } \\ & \text { Transition } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| low | $\begin{aligned} & \text { <= V_trigger_r } \\ & >\text { V_trigger_r } \end{aligned}$ | $\begin{aligned} & \text { low-to-high } \\ & \text { stays low } \end{aligned}$ | $\begin{aligned} & \text { high-to-low } \\ & \text { stays low } \end{aligned}$ |
| high | $\begin{aligned} & \text { <= V_trigger_r } \\ & >\text { V_trigger_r } \end{aligned}$ | stays high stays high | $\begin{aligned} & \text { high-to-low } \\ & \text { stays high } \end{aligned}$ |

DRIVER FALLING CYCLE:

| Prior State | Vdie | Falling Edge Transition | Vdie < V_trigger_f Transition |
| :---: | :---: | :---: | :---: |
| high | $\begin{aligned} & =>\text { V_trigger_f } \\ & <\text { V_trigger_f } \end{aligned}$ | high-to-low stays high | low-to-high stays high |
| low | $\begin{aligned} & =>\text { V_trigger_f } \\ & <\text { V_trigger_f } \end{aligned}$ | stays low stays low | low-to-high stays low |

```
| One application is to configure the submodel with only a pullup structure.
| At the beginning of the rising edge cycle, the pullup is turned on to the
| high state. When the die voltage passes V_trigger_r, the pullup structure
| is turned off. Because only the pullup structure is used, the off state is
| low corresponding to a high-Z state. During the falling transition, the
| pullup remains in the high-Z state if the V_trigger_f is set out of range to
| avoid setting the submodel to the high state. So a temporary boost in drive
| occurs only during the first part of the rising cycle.
|
| A similar submodel consisting of only a pulldown structure could be
| constructed to provide added drive strength only at the beginning of the
| falling cycle. The complete IBIS model would have both submodels to give
| added drive strength for both the start of the rising and the start of the
| falling cycles.
|
| No additional keywords are needed for this functionality.
|-----------------------------------------------------------------------------------
|
| Complete Dynamic Output Model Example Using Two Submodels:
|
[Submodel] Dynamic_Output_r
Submodel_type Fall_back
|
[Submodel Spec]
| Subparameter typ min max
|
V_trigger_f -10.0 -10.0 -10.0 | Falling edge trigger
    | set out of range to
    | disable trigger
V_trigger_r colm
|
| [Pulldown] table is omitted to signify Open_source functionality.
|
|----------------------------------------------------------------------------------------
|
[Ramp]
| typ min max
dV/dt_r 1.5/0.50n 1.43/0.75n 1.58/0.35n
dV/dt_f 1.5/0.50n 1.43/0.75n 1.58/0.35n
R_loa\overline{d}=50
|
|------------------------------------------------------------------------------------------
```



```
|===================================================================================
====================================================================================
|
Section 6b
    M U L T I - L I N G U A L M O D E L E X T E N S I O N S
|=====================================================================================
===================================================================================
INTRODUCTION:
The SPICE, VHDL-AMS and Verilog-AMS languages are supported by IBIS. This
chapter describes how models written in these languages can be referenced
and used by IBIS files.
The language extensions use the following keywords within the IBIS
framework:
    [External Circuit] - References enhanced descriptions of structures
    [End External Circuit] on the die, including digital and/or analog,
                                active and/or passive circuits
    [External Model] - Same as [External Circuit], except limited to
    [End External Model] the connection format and usage of the [Model]
                                    keyword, with one additional feature added:
                                    support for true differential buffers
    [Node Declarations] - Lists on-die connection points related to
    [End Node Declarations] the [Circuit Call] keyword
    [Circuit Call] - Instantiates [External Circuit]s and connects
    [End Circuit Call] them to each other and/or die pads
The placement of these keywords within the hierarchy of IBIS is shown in the
following diagram:
|-- [Component]
| | ...
    |-- [Node Declarations]
| | -------------------
| | |-- [End Node Declarations]
| | ...
| | ...
| |-- [Circuit Call]
| | --------------
| | |-- [End Circuit Call]
| | ...
| ...
|-- [Model]
| | ...
| |-- [External Model]
| ----------------
| |-- [End External Model]
| ...
```

```
|-- [External Circuit]
| ------------------
| |-- [End External Circuit]
|
| ...
Figure 1: Partial keyword hierarchy
LANGUAGES SUPPORTED:
IBIS files can reference other files which are written using the SPICE,
VHDL-AMS, or Verilog-AMS languages. In this document, these languages are
defined as follows:
"SPICE" refers to SPICE 3, Version 3F5 developed by the University of
California at Berkeley, California. Many vendor-specific EDA tools are
compatible with most or all of this version.
"VHDL-AMS" refers to "IEEE Standard VHDL Analog and Mixed-Signal
Extensions", approved March 18, 1999 by the IEEE-SA Standards Board and
designated IEEE Std. 1076.1-1999, or later.
"Verilog-AMS" refers to the Analog and Mixed-Signal Extensions to
Verilog-HDL as documented in the Verilog-AMS Language Reference, Version
2.0, or later. This document is maintained by Accellera (formerly Open
Verilog International), an independent organization. Verilog-AMS is a
superset that includes Verilog-A and the Verilog Hardware Description
Language IEEE 1364-2001, or later.
"VHDL-A(MS)" refers to the analog subset of VHDL-AMS described above.
"Verilog-A(MS)" refers to the analog subset of Verilog-AMS described above.
In addition the "IEEE Standard Multivalue Logic System for VHDL Model
Interoperability (Std_logic_1164)", designated IEEE Std. 1164-1993, or
later is required to promote common digital data types for IBIS files
referencing VHDL-AMS. Also, the Accellera Verilog-AMS Language Reference
Manual Version 2.2, or later is required to promote common digital data
types for IBIS files referencing Verilog-AMS.
Note that, for the purposes of this section, keywords, subparameters and
other data used without reference to the external languages just described
are referred to collectively as "native" IBIS.
OVERVIEW:
The four keyword pairs discussed in this chapter can be separated into two
groups based on their functionalities. The [External Model], [End External
Model], [External Circuit] and [End External Circuit] keywords are used as
pointers to the models described by one of the external languages. The
[Node Declarations], [End Node Declarations], [Circuit Call], and [End
Circuit Call] keywords are used to describe how [External Circuit]s are
connected to each other and/or to the die pads.
The [External Model] and [External Circuit] keywords are very similar in
that they both support the same external languages, and they can both be
```

used to describe passive and/or active circuitry. The key difference between the two keywords is that [External Model] can only be placed under the [Model] keyword, while [External Circuit] can only be placed outside the [Model] keyword. This is illustrated in Figure 1 above.

The intent behind [External Model] is to provide an upgrade path from native IBIS [Model]s to the external languages (one exception to this is the support for true differential buffers). Thus, the [External Model] keyword can be used to replace the usual I-V and V-T tables, C_comp, C_comp_pullup,
C_comp_pulldown, C_comp_power_clamp, C_comp_gnd_clamp subparameters, [Ramp],
[D̄river Schedule], [Submodel] keywords, etc. of ${ }^{-}$a [Model] by any modeling
technique that the external languages allow. For [External Model]s, the
connectivity, test load and specification parameters (such as Vinh and Vinl)
are preserved from the [Model] keyword and the simulator is expected to
carry out the same type of connections and measurements as is usually done
with the [Model] keyword. The only difference is that the model itself is
described by an external language.
In the case of the [External Circuit], however, one can model a circuit
having any number of ports (see definitions below). For example, the ports
may include impedance or buffer strength selection controls in addition to
the usual signal and supply connections. The connectivity of an [External
Circuit] is defined by the [Node Declarations] and [Circuit Call] keywords.
Currently, the test loads and measurement parameters for an [External
Circuit] can only be defined inside the model description itself. The
results of measurements can be reported to the user or tool via other means.
The [Circuit Call] keyword acts similarly to subcircuit calls in SPICE,
instantiating the various [External Circuit]s and connecting them together.
Please note that models described by the [External Model] keyword are
connected according to the rules and assumptions of the [Model] keyword.
[Circuit Call] is not necessary for these cases and must not be used.
DEFINITIONS:
For the purposes of this document, several general terms are defined below.

```
circuit - any arbitrary collection of active or
    passive electrical elements treated as a unit
    node - any electrical connection point;
    also called die node (may be digital or
    analog; may be a connection internal to a
    circuit or between circuits)
    pad - a special case of a node. A pad connects
    a buffer or other circuitry to a package;
    also called die pad.
port - access point in an [External Model] or
    [External Circuit] definition for digital or
    analog signals
```

```
pseudo-differential circuits - combination of two single-ended circuits
    which drive and/or receive complementary
    signals, but where no internal current
    relationship exists between them
true differential circuits - circuits where a current relationship exists
    between two output or inputs which drive or
    receive complementary signals
GENERAL ASSUMPTIONS:
Ports under [Model]s:
The use of ports under native IBIS must be understood before the multi-
lingual extensions can be correctly applied. The [Model] keyword assumes,
but does not explicitly require naming ports on circuits. These ports are
automatically connected by IBIS-compliant tools without action by the user.
For example, the [Voltage Reference] keyword implies the existence of power
supply rails which are connected to the power supply ports of the circuit
described by the [Model] keyword.
For multi-lingual modeling, ports must be explicitly named in the
[External Model] or [External Circuit]; the ports are no longer assumed by
EDA tools. To preserve compatibility with the assumptions of [Model], a
list of pre-defined port names has been created where the ports are reserved
with fixed functionality. These reserved ports are defined in the
table below.
Port Name Description
========== ============================
    1 \text { D_drive Digital input to a model unit}
    2 ~ D \sim e n a b l e ~ D i g i t a l ~ e n a b l e ~ f o r ~ a ~ m o d e l ~ u n i t
    D_receive Digital receive port of a model unit, based on data on
    A_signal (and/or A_signal_pos and A_signal_neg)
4 A_puref Voltage reference port for pullup structure
| A_pcref Voltage reference port for power clamp structure
6 A_pdref Voltage reference port for pulldown structure
7 A_gcref Voltage reference port for ground clamp structure
8 A_signal I/O signal port for a model unit
9 A_extref External reference voltage port
1 0 \text { D_switch Digital input for control of a series switch model}
1 1 ~ A \_ g n d ~ G l o b a l ~ r e f e r e n c e ~ v o l t a g e ~ p o r t
12 A_pos Non-inverting port for series or series switch models
13 A_neg Inverting port for series or series switch models
14 A_signal_pos Non-inverting port of a differential model
15 A_signal_neg Inverting port of a differential model
The first letter of the port name designates it as either digital ("D") or
analog ("A"). Reserved ports 1 through 13 listed above are assumed or
implied under the native IBIS [Model] keyword. Again, for multi-lingual
models, these ports must be explicitly assigned by the user in the model
if their functions are to be used. A_gnd is a universal reference node,
similar to SPICE ideal node "0." Ports 14 and 15 are only available
under [External Model] for support of true differential buffers.
```

```
Under the [Model] description, power and ground reference ports are created
and connected by IBIS-compliant tools as defined by the [Power Clamp
Reference], [GND Clamp Reference], [Pullup Reference], [Pulldown Reference]
and/or [Voltage Range] keywords. The A_signal port is connected to the die
pad, to drive or receive an analog signal.
Ports under [External Model]s:
The [External Model] keyword may only appear under the [Model] keyword and
it may only use the same ports as assumed with the native IBIS [Model]
keyword. However, [External Model] requires that reserved ports be
explicitly declared in the referenced language(s); tools will continue to
assume the connections to these ports.
For [External Model], reserved analog ports are usually assumed to be die
pads. These ports would be connected to the component pins through [Package
Model]s or [Pin] parasitics. Digital ports under [External Model] would
connect to other internal digital circuitry.
Drawings of two standard [Model] structures -- an I/O buffer and a Series
Switch -- are shown below, with their associated port names.
    D_enable---। +---------+ |---A_puref
        ||\ |---A_pcref
    D_drive----|| >----+-----A_signal
        ||/ /| | |---A_gcref
    D_receive--| < |--+ |---A_pdref
        | \| |---A_gnd
        | |----A_extref
Figure 2: Port names for I/O buffer
```



```
Figure 3: Port names for series switch
Ports under [External Circuit]s:
The [External Circuit] keyword allows the user to define any number of ports
and port functions on a circuit. The [Circuit Call] keyword instantiates
[External Circuit]s and connects their ports to specific die nodes (this can
include pads). In this way, the ports of an [External Circuit] declaration
become specific component die nodes. Note that, if reserved digital port
```

```
names are used with an [External Circuit], those ports will be connected
automatically as defined in the port list above (under [External Circuit],
reserved analog port names do not retain particular meanings).
The diagram below illustrates the use of [External Circuit]. Buffer A is an
instance of [External Circuit] "X". Similarly, Buffer B is an instance of
[External Circuit] "Z". These instances are created through [Circuit
Call]s. [External Circuit] "Y" defines an on-die interconnect circuit.
Nodes "a" through "e" and nodes "f" through "j" are specific instances of
the ports defined for [External Circuit]s "X" and "Z". These ports become
the internal nodes of the die and must be explicitly declared with the
[Node Declarations] keyword. The "On-die Interconnect" [Circuit Call]
creates an instance of the [External Circuit] "Y" and connects the instance
with the appropriate power, signal, and ground die pads. The "A" and "B"
[Circuit Call]s connect the individual ports of each buffer instance to the
"On-die Interconnect" [Circuit Call].
Note that the "Analog Buffer Control" signal is connected directly to the
pad for pin 3. This connection is also made through an entry under the
[Circuit Call] keyword.
----------------------------------------------------
    Buffers and interconnect instantiated and |
    internal nodes connected through [Circuit Call] | Die Pads
    | (map to pins through
    [External Circuit] X [External Circuit] Y | package)
```



```
        || |--b--|vcca2 | |
        || >----+----c--|int_ioa iol|---*| 1 I/O pad A
        ||/ /| | |--d--|vssā1 | |
        | < |--+ |--e--|vssa2 gnd|---*| 11 GND
        | \| | | On-die | | | | | |
    | Interconnect
    [External Circuit] Z
        +---------+ | | | | | | |ccb 
        || |--g--|vccb2
        || >----+----h-- |int_iob | | ion|---*| 2 I/O pad B
        | < |--+ |--j--|vssb2
        | \| | |
        | Analog Buffer Control |
        +----------------------------------------*|
    3 Control Resistor
    or Voltage
-----------------------------------------------------
Figure 4: Example showing [External Circuit] ports
The [Model], [External Model] and [External Circuit] keywords (with
[Circuit Call]s and [Node Declarations] as appropriate) may be combined
together in the same IBIS file or even within the same [Component]
description.
```

| Port types and states:
|
| The intent of native IBIS is to model the circuit block between the region | where analog signals are of interest, and the digital logic domain internal | to the component. For the purposes of this discussion, the IBIS circuit | block is called a "model unit" in the drawings and document text below.
|
| The multi-lingual modeling extensions maintain and expand this approach, | assuming that both digital signals and/or analog signals can move to and I from the model unit. All VHDL-AMS and Verilog-AMS models, therefore must | have digital ports and analog ports. In certain cases, digital ports may | not be required, as in the case of interconnects; see [External Circuit] | below. Routines to convert signals from one format to the other are the | responsibility of the model author.
1
| Digital ports under AMS languages must follow certain constraints on type | and state. In VHDL-AMS models, analog ports must have type "electrical". | Digital ports must have type "std_logic" as defined in IEEE Standard
| Multivalue Logic System for VHDL Model Interoperability (Std_logic_1164),
| or later. In Verilog-AMS models, analog ports must be of discipline
| "electrical" or a subdiscipline thereof. Digital ports must be of
| discipline "logic" as defined in the Accellera Verilog-AMS Language
| Reference Manual Version 2.2, or later and be constrained to states as
| defined in IEEE Std. 1164-1993, or later.
|
The digital ports delivering signals to the AMS model, D_drive, D_enable, and D_switch, must be limited to the '1' or '0' states for VHDL-AMS, or, equivalently, to the 1 or 0 states for Verilog-AMS. The D_receive digital port may only have the '1', '0', or 'X' states in VHDL-AMS, or, equivalently, the 1, 0 , or $X$ states in Verilog-AMS. All digital ports other than the foregoing predefined ports may use any of the logic states allowed by IEEE Std. 1164-1993, or later.

SPICE, VHDL-A(MS), Verilog-A(MS) versus VHDL-AMS and VERILOG-AMS

SPICE, VHDL-A(MS), Verilog-A(MS) cannot process digital signals. All SPICE, VHDL-A (MS), Verilog-A(MS) input and output signals must be in analog format. Consequently, IBIS multi-lingual models using SPICE, VHDL-A(MS) or Verilog-A(MS) require analog-to-digital (A_to_D) and/or digital-to-analog (D_to_A) converters to be provided by the EDA tool. The converter subparameters are declared by the user, as part of the [External Model] or [External Circuit] syntax, with user-defined names for the ports which connect the converters to the analog ports of the SPICE, VHDL-A(MS), or Verilog-A(MS) model. The details behind these declarations are explained in the keyword definitions below.

To summarize, Verilog-AMS and VHDL-AMS contain all the capability needed to ensure that a model unit consists of only digital ports and/or analog ports. SPICE, VHDL-A(MS) and Verilog-A(MS), however, need extra data conversion, provided by the EDA tool, to ensure that any digital signals can be
correctly processed.

Keywords: [External Model], [End External Model]
Required: No
Description: Used to reference an external file written in one of the
supported languages containing an arbitrary circuit
definition, but having ports that are compatible with the
[Model] keyword, or having ports that are compatible with the
[Model] keyword plus an additional signal port for true
differential buffers.
Sub-Params: Language, Corner, Parameters, Ports, D_to_A, A_to_D
Usage Rules: The [External Model] keyword must be positioned within a
[Model] section and it may only appear once for each [Model]
keyword in a .ibs file. It is not permitted under the
[Submodel] keyword.

```
[Circuit Call] may not be used to connect an [External Model].
A native IBIS [Model]'s data may be incomplete if the [Model]
correctly references an [External Model]. Any native IBIS
keywords that are used in such a case must contain
syntactically correct data and subparameters according to
native IBIS rules. In all cases, [Model]s which reference
[External Model]s must include the following keywords and
subparameters:
```

```
Model_type
```

Model_type
Vinh, Vinl (as appropriate to Model type)
Vinh, Vinl (as appropriate to Model type)
[Voltage Range] and/or [Pullup Reference],
[Voltage Range] and/or [Pullup Reference],
[Pulldown Reference], [POWER Clamp Reference],
[Pulldown Reference], [POWER Clamp Reference],
[GND Clamp Reference], [External Reference]
[GND Clamp Reference], [External Reference]
[Ramp]
[Ramp]
In models without the [External Model] keyword, data for [Ramp] should be measured using a load that conforms to the recommendations in Section 9: Notes on Data Derivation Method. However, when used within the scope of [External Model], the [Ramp] keyword is intended strictly to provide EDA tools with a quick first-order estimate of driver switching characteristics. When using [External Model], therefore, data for [Ramp] may be measured using a different load, if it results in data that better represent the driver's behavior in standard operation. Also in this case, the R_load subparameter is optional, regardless of its value, and will be ignored by EDA simulators. For example, the 20\% to 80\% voltage and time intervals for a differential buffer may be measured using the typical differential operating load appropriate to that buffer's technology. Note that voltage and time intervals must always be recorded explicitly rather than as a reduced fraction, in accordance with [Ramp] usage rules.
The following keywords and subparameters may be omitted, regardless of Model_type, from a [Model] using [External Model]:

```
```

C_comp, C_comp_pullup, C_comp_pulldown, C_comp_power_clamp,

```
C_comp, C_comp_pullup, C_comp_pulldown, C_comp_power_clamp,
    C_comp_gnd_clamp
    C_comp_gnd_clamp
[Pulldown], [Pullup], [POWER Clamp], [GND Clamp]
```

[Pulldown], [Pullup], [POWER Clamp], [GND Clamp]

```

Subparameter Definitions:

Language:
Accepts "SPICE", "VHDL-AMS", "Verilog-AMS", "VHDL-A(MS)" or "Verilog-A(MS)" as arguments. The Language subparameter is required and must appear only once.
```

Corner:
Three entries follow the Corner subparameter on each line:
corner_name file_name circuit_name
The corner_name entry is "Typ", "Min", or "Max". The file_name entry points to the referenced file in the same directory as the .ibs file.
Up to three Corner lines are permitted. A "Typ" line is required. If "Min" and/or "Max" data is missing, the tool may use "Typ" data in its place. However, the tool should notify the user of this action.
The circuit_name entry provides the name of the circuit to be simulated wīthin the referenced file. For SPICE files, this is normally a ". subckt" name. For VHDL-AMS files, this is normally an "entity (architecture)" name pair. For Verilog-AMS files, this is normally a "module" name.
No character limits, case-sensitivity limits or extension conventions are required or enforced for file_name and circuit name entries. However, the total number of characters in each Corner line must comply with the rules in Section 3. Furthermore, lower-case file_name entries are recommended to avoid possible conflicts with file naming conventions under different operating systems. Case differences between otherwise identical file name entries or circuit_name entries should be avoided. External languages may not support case-sensitive distinctions.
Parameters:
Lists names of parameters that can be passed into an external model file. Each Parameters assignment must match a name or keyword in the external file or language. The list of Parameters may span several lines by using the word Parameters at the start of each line. The Parameters subparameter is optional, and the external model must operate with default settings without any Parameters assignments.
Parameter passing is not supported in SPICE. VHDL-AMS and VHDL-A(MS) parameters are supported using "generic" names, and Verilog-AMS and Verilog-A(MS) parameters are supported using "parameter" names.
Ports:
Ports are interfaces to the [External Model] which are available to the user and tool at the IBIS level. They are used to connect the [External Model] to die pads. The Ports parameter is used to identify the ports of the [External Model] to the simulation tool. The port assignment is by position and the port names do not have to match exactly the

```
```

names inside the external file. The list of port names may span several lines if the word Ports is used at the start of each line.
Model units under [External Model] may only use reserved ports. The reserved, pre-defined port names are listed in the General Assumptions heading above. As noted earlier, digital and analog reserved port functions will be assumed by the tool and connections made accordingly. All the ports appropriate to the particular Model_type subparameter entry must be explicitly listed (see below). Note that the user may connect SPICE, Verilog-A(MS) and VHDL-A(MS) models to A_to_D and D to A converters using custom names for analog ports within the model unit, so long as the digital ports of the converters use the digital reserved port names.
The rules for pad connections with [External Model] are identical to those for [Model]. The [Pin Mapping] keyword may be used with [External Model]s but is not required. If used, the [External Model] specific voltage supply ports -- A_puref, A_pdref, A_gcref, A_pcref, and A_extref -- are connected as defined under the [Pin Mapping] keyword. In all cases, the voltage levels connected on the reserved supply ports are defined by the [Power Clamp Reference], [GND Clamp Reference], [Pullup Reference], [Pulldown Reference], and/or [Voltage Range] keywords, as in the case of [Model].
Digital-to-Analog/Analog-to-Digital Conversions:
These subparameters define all digital-to-analog and analog-to-digital converters needed to properly connect digital signals with the analog ports of referenced external SPICE, Verilog-A(MS) or VHDL-A(MS) models. These subparameters must be used when [External Model] references a file written in the SPICE, Verilog-A(MS) or VHDL-A(MS) languages. They are not permitted with Verilog-AMS or VHDL-AMS external files.

```
```

D_to_A:

```
D_to_A:
As assumed in [Model], some interface ports of [External Model] circuits expect digital input signals. As SPICE, Verilog-A(MS) or VHDL-A(MS) models understand only analog signals, some conversion from digital to analog format is required. For example, input logical states such as '0' or '1,' implied in [Model], must be converted to actual input voltage stimuli, such as a voltage ramp, for SPICE simulation.
The D_to_A subparameter provides information for converting a digital stimulus, such as '0' or '1', into an analog voltage ramp (a digital 'X' input is ignored by D_to_A converters). Each digital port which carries data for conversion to analog format must have its own D_to_A line.
```

```
The D_to_A subparameter is followed by eight arguments:
    d_port port1 port2 vlow vhigh trise tfall corner_name
The d_port entry holds the name of the digital port. This
entry is used for the reserved port names D_drive, D enable,
and D_switch. The port1 and port2 entries \overline{hold the SPICE,}
Verilō-A(MS) or VHDL-A(MS) analog input port names across
which voltages are specified. These entries are used for the
user-defined port names, together with another port name, used
as a reference.
Normally port1 accepts an input signal and port2 is the reference for portl. However, for an opposite polarity stimulus, portl could be connected to a reference port and port2 could serve as the input.
The vlow and vhigh entries accept analog voltage values which must correspond to the digital off and on states, where the vhigh value must be greater than the vlow value. For example, a 3.3 V ground-referenced buffer would list vlow as 0 V and vhigh as 3.3 V . The trise and tfall entries are times, must be positive and define input ramp rise and fall times between 0 and 100 percent.
The corner_name entry holds the name of the external model corner being referenced, as listed under the Corner subparameter.
At least one D_to_A line must be present, corresponding to the "Typ" corner model, for each digital line to be converted. Additional D_to_A lines for other corners may be omitted. In this case, the typical corner D_to_A entries will apply to all model corners and the "Typ" corner_name entry may be omitted.
A_to_D:
The A_to_D subparameter is used to generate a digital state ('0', 'I', or 'X') based on analog voltages generated by the SPICE, Verilog-A(MS) or VHDL-A(MS) model or analog voltages present at the pad/pin. This allows an analog signal from the external SPICE, Verilog-A(MS) or VHDL-A(MS) circuit or pad/pin to be read as a digital signal by the simulation tool.
The A_to_D subparameter is followed by six arguments:
d_port port1 port2 vlow vhigh corner_name
The d_port entry lists the reserved port name D_receive. As with \(\bar{D}\) _to_A, the portl entry would normally contain the reserved name A_signal (see below) or a user-defined port name, while port2 may list any other analog reserved port name, used as a reference. The voltage measurements are taken in this example from the portl entry with respect to the port2 entry. These ports must also be named by the Ports subparameter.
```

```
The vlow and vhigh entries list the low and high analog threshold voltage values. The reported digital state on D_receive will be '0' if the measured voltage is lower than the vlow value, '1' if above the vhigh value, and 'X' otherwise.
The corner name entry holds the name of the external model corner being referenced, as listed under the Corner subparameter.
At least one A_to_D line must be supplied corresponding to the "Typ" corner mōdē̄. Other A to D lines for other corners may be omitted. In this case, the typical corner A_to_D entries will apply to all model corners.
IMPORTANT: measurements for receivers in IBIS are normally assumed to be conducted at the die pads/pins. In such cases, the electrical input model data comprises a "load" which affects the waveform seen at the pads. However, for models measure the analog input response at the die pads or inside the circuit (this does not preclude tools from reporting digital D_receive and/or analog port responses in addition to at-pad A signal response). If at-pad measurements are desired, the A_signal port would be named in the A_to_D line under port1. The A to_D converter then effectively acts "in parallel" with the load of the circuit. If internal measurements are desired (e.g., if the user wishes to view the signal after processing by the receiver), the user-defined signal port would be named in the \(A\) _to_D line under porti. The A_to_D converter is effectively "in series" with the receiver model. The vhigh and vlow parameters should be adjusted as appropriate to the measurement point of interest.
Note that, while the port assignments and SPICE, Verilog-A(MS) or VHDL-A(MS) model must be provided by the user, the D_to_A and A_to_D converters will be provided automatically by the tool (the converter parameters must still be declared by the user). There is no need for the user to develop external SPICE, Verilog-A(MS) or VHDL-A(MS) code specifically for these functions.
A conceptual diagram of the port connections of a SPICE, Verilog-A (MS) or VHDL-A(MS) [External Model] is shown below. The example illustrates an I/O buffer. Note that the drawing implies that the D_receive state changes in response to the analog signal my_receive, not A_signal (see above):
```

```
    M,
Figure 7: Example of an [External Model] I/O buffer using SPICE,
    Verilog-A(MS) or VHDL-A(MS)
An example of an [External Model] is shown at the end of this section.
Pseudo-Differential Buffers:
Pseudo-differential buffers may be described using a pair of [External Model]s which may or may not be identical. Each of the analog I/O signal ports (usually A signal) is connected to a specific pad through the [Pin] list in the usual fashion, and the two ports are linked together as a differential pair through the [Diff Pin] keyword.
The reserved signal name A signal is required for the I/O signal ports of [External Model]s connected to pads used in a pseudo-differential configuration.
Users should note that, in pseudo-differential buffers, only one formal signal port is used to stimulate the two [External Model] digital inputs (D drive). One of these inputs will reflect the timing and polarity of the formal signal port named by the user, while the other input is inverted and (potentially) delayed with respect to the formal port as defined under the [Diff Pin] keyword. THIS SECOND PORT IS AUTOMATICALLY CREATED BY THE SIMULATION TOOL. Users do not have to create special structures to invert or delay the driven digital signal. Simulation tools will correctly implement the two input ports once the [Diff Pin] keyword has been detected in the .ibs file. This approach is identical to that used in native IBIS.
```

The port relationships are shown in the examples below.

```
M,
Figure 8: Example SPICE, Verilog-A(MS) or VHDL-A(MS) implementation
* This signal is automatically created, by inverting and delaying D_drive based on the information in [Diff Pin].
** Pseudo-differential buffers must have A_to_D entries, but D_receive is determined by the state of A_signal (Inverting) and A_signal (Non-inverting) according to the [Diff Pin] declaration.
*** D enable is shared between the separate buffers. This sharing is handled by the EDA tool.
```

```
                    The following drawing illustrates the same concepts with a
                    *-AMS model. Note that the state of D receive is determined
                by the tool automatically by observing the A_signal ports.
                The outputs of the actual receiver circuits in the *-AMS
                models are not used for determining D_receive.
```



```
    D_enable*** -------|||
    +----------
    D_enable*** -------|| |---------+ |
            || >----+-----A signal (Inverting)
            (D_drive*) --||/ | |---A_gcref
                            | /| | |---A_pdref
                            | < |---+ |---A_gnd
D_receive** --------।
    (ignored)
                            +----------
Figure 9: Example *-AMS implementation
    * This signal is automatically created, by inverting and
        delaying D_drive based on the information in [Diff Pin]
        (digital output will be based on evaluation of signals %%
        and && also using [Diff Pin])
        ** D receive for pseudo-differential buffers is determined by
        the state of A_signal (Inverting) and A_signal
        (Non-inverting) according to the [Diff Pin] declaration.
        *** D enable is shared between the separate buffers. This
        sharing is handled by the EDA tool.
        Two additional differential timing test loads are available:
        Rref_diff, Cref_diff
        These subparameters are also available under the [Model Spec]
        keyword for typical, minimum, and maximum corners.
        These timing test loads require both sides of the differential
        model to be operated. They can be used with the existing
        timing test loads Rref, Cref, and Vref. The existing timing
        test loads and Vmeas are used if Rref_diff and Cref_diff are
        NOT given.
```

```
        True Differential Models:
        True differential buffers may be described using [External
        Model]. In a true differential [External Model], the
        differential I/O ports which connect to die pads use the
        reserved names A_signal_pos and A_signal_neg, as shown in the
        diagram below.
    D_enable---।-----------+ |
        ||\ |---A_pcref
    D_drive----|| \----+---|---A_signal_pos
    || /----|-+-|---A_signal_neg
    ||/ /| | | |---A_gcref
    | / |--+ | |---A_pdref
    D_receive--| \ |----+ |
    | \| |---A gnd
    | |---A_extref
    +------------
Figure 10: Port names for true differential I/O buffer
    IMPORTANT: All true differential models under [External Model]
    assume single-ended digital port connections (D_drive,
    D_enable, D_receive).
    The [Diff Pin] keyword is still required within the same
    [Component] definition when [External Model] describes a true
    differential buffer. The [Model] names or [Model Selector]
    names referenced by the pair of pins listed in an entry of
    the [Diff Pin] MUST be the same.
    The D_to_A or A_to_D adapters used for SPICE, Verilog-A(MS) or
        VHDL-A(MS) files may be set up to control or respond to true
        differential ports. An example is shown below.
```



```
Figure 11: Example SPICE, Verilog-A(MS) or VHDL-A(MS) implementation of a true differential buffer
If at-pad or at-pin measurement using a SPICE, Verilog-A(MS) or VHDL-A(MS) [External Model] is desired, the vlow and vhigh entries under the A_to_D subparameter must be consistent with the values of the [ \(\bar{D} i f \bar{f}\) Pin] vdiff subparameter entry (the vlow value must match -vdiff, and the vhigh value must match +vdiff). The logic states produced by the A_to_D conversion follow the same rules as for single-ended buffers, listed above. An example is shown at the end of this section.
IMPORTANT: For true-differential buffers under [External Model], the user can choose whether to measure the analog input response at the die pads or internal to the circuit (this does not preclude tools from reporting digital D_receive and/or analog responses in addition to at-pad A_signal response). If at-pad measurements for a SPICE, Verilog-A(MS) or VHDL-A(MS) model are desired, the A_signal_pos port would be named in the \(A\) to_D line under port \(\overline{1}\) and \(A \_s i g n a l \_n e g ~ u n d e r ~\) port2. The A_to_D converter then effectively acts "in parallel" with the load of the buffer circuit. If internal measurements are desired (e.g., if the user wishes to view the signal after processing by the input buffer), the user-defined analog signal port would be named in the A to D line under port1. The A_to_D converter is "in series" with the receiver buffer model. The vhigh and vlow parameters should be adjusted appropriate to the measurement point of interest, so long as they as they are consistent with the [Diff Pin] vdiff declarations.
```

```
Note that the thresholds refer to the state of the non-inverting signal, using the inverting signal as a reference. Therefore, the output signal is considered high when, for example, the non-inverting input is +200 mV above the inverting input. Similarly, the output signal is considered low when the same non-inverting input is -200 mV "above" the inverting input.
EDA tools will report the state of the D_receive port for true differential *-AMS [External Model]s according to the AMS code written by the model author; the use of [Diff Pin] does not affect the reporting of D_receive in this case. EDA tools are free to additionally repor\(t ~ t h e ~ s t a t e ~ o f ~ t h e ~ I / O ~ p a d s ~\) according to the [Diff Pin] vdiff subparameter.
For SPICE, Verilog-A(MS) or VHDL-A(MS) and *-AMS true differential [External Model]s, the EDA tool must not override or change the model author's connection of the D_receive port.
Four additional Model type arguments are available under the [Model] keyword. One of these must be used when an [External Model] describes a true differential model:
I/O_diff, Output_diff, 3-state_diff, Input_diff
Two additional differential timing test loads are available:
Rref_diff, Cref_diff
These subparameters are also available under the [Model Spec] keyword for the typical, minimum, and maximum corner cases.
These timing test loads require that both the inverting and non-inverting ports of the differential model refer to valid buffer model data (not terminations, supply rails, etc.). The differential test loads may also be combined with the single-ended timing test loads Rref, Cref, and Vref. Note that the single-ended timing test loads plus Vmeas are used if Rref_diff and Cref_diff are NOT supplied.
Series and Series Switch Models:
Native IBIS did not define the transition characteristics of digital switch controls. Switches were assumed to either be on or off during a simulation and I-V characteristics could be defined for either or both states. The [External Model] format allows users to control the state of a switch through the D_switch port. As with other digital ports, the use of SPICE, Verilog-A(MS) or VHDL-A(MS) in an [External Model] requires the user to declare D_to_A ports, to convert the D_switch signal to an analog input to the SPICE, Verilog-A(MS) or VHDL-A(MS) model (whether the port's state may actually change during a simulation is determined by the EDA tool used).
```

```
                    Series and Series switch devices both are described under the
                    [External Model] k
                    and A_neg. Note that the [Series Pin Mapping] keyword must
                    be present and correctly used elsewhere in the file, in order
                to properly set the logic state of the switch. The A_pos port
                is defined in the first entry of the [Series Pin Mapping]
                keyword, and the A neg port is defined in the pin2 entry. For
                series switches, the [Series Switch Groups] keyword is
                required.
                    Ports required for various Model_types:
                    As [External Model] makes use of the [Model] keyword's
                Model_type subparameter, not all digital and analog reserved
                ports may be needed for all Model_types. The table below
                defines which reserved port names are required for various
                Model_types.
Model_type D_drive D_enable D_receive A_signal D_switch A_pos A_neg
I/O* X X X X
3-state* X X X
Output*, Open* X X
Input X X
Terminator X
Series X X X
Series_switch X X X
Model_type D_drive D_enable D_receive A_signal_pos A_signal_neg
I/O_diff X X X X X
3-state_diff X X X X X
Output_diff X X X X
Input_\overline{diff X X X}
|
Example [External Model] using SPICE:
|----------------------------------------
|
[Model] ExBufferSPICE
Model_type I/O
Vinh = 2.0
Vinl = 0.8
|
| Other model subparameters are optional
|
| typ min max
[Voltage Range] 3.3 3.0 3.6
|
[Ramp]
dV/dt_r 1.57/0.36n 1.44/0.57n 1.73/0.28n
dV/dt_f 1.57/0.35n 1.46/0.44n 1.68/0.28n
```

```
[External Model]
Language SPICE
|
| Corner corner_name file_name circuit_name (.subckt name)
Corner Typ buffer_typ.spi buffer_io_typ
Corner Min buffer_min.spi buffer_io_min
Corner Max buffer_max.spi buffer_io_max
|
| Parameters - Not supported in SPICE
|
| Ports List of port names (in same order as in SPICE)
Ports A_signal my_drive my_enable my_receive my_ref
Ports A_puref A_pdref A_pcref A_gcre\overline{f A_extref}
|
| D_to_A d_port port1 port2 vlow vhigh trise tfall corner_name
D_to_A D_drive my_drive my_ref 0.0 3.3 0.5n 0.3n Typ
D_to_A D_enable my_enable A_gcref 0.0 3.3 0.5n 0.3n Typ
|
| A_to_D d_port port1 port2 vlow vhigh corner_name
A_to_D D_receive my_receive my_ref 0.8 2.0 Typ
|
| Note: A_signal might also be used instead of a user-defined interface port
| for measurements taken at the die pads
|
[End External Model]
|
|-------------------------------------------
| Example [External Model] using VHDL-AMS:
|-------------------------------------------
|
[Model] ExBufferVHDL
Model_type I/O
Vinh = 2.0
Vinl = 0.8
|
| Other model subparameters are optional
|
| typ min max
[Voltage Range] 3.3 3.0 3.6
|
[Ramp]
dV/dt_r 1.57/0.36n 1.44/0.57n 1.73/0.28n
dV/dt_f 1.57/0.35n 1.46/0.44n 1.68/0.28n
|
[External Model]
Language VHDL-AMS
|
| Corner corner_name file_name circuit_name entity(architecture)
Corner Typ buffer_typ.vhd buffer(buffer_io_typ)
Corner Min buffer_min.vhd buffer(buffer_io_min)
Corner Max buffer_max.vhd buffer(buffer_io_max)
|
| Parameters List of parameters
Parameters delay rate
Parameters preemphasis
```

```
| Ports List of port names (in same order as in VHDL-AMS)
Ports A signal A puref A pdref A pcref A gcref
Ports D_drive D_enable D_receive
|
[End External Model]
|
|---------------------------------------------
| Example [External Model] using Verilog-AMS:
|----------------------------------------------
|
[Model] ExBufferVerilog
Model_type I/O
Vinh = 2.0
Vinl = 0.8
|
| Other model subparameters are optional
|
| typ min max
[Voltage Range] 3.3 3.0 3.6
|
[Ramp]
dV/dt_r 1.57/0.36n 1.44/0.57n 1.73/0.28n
dV/dt_f 1.57/0.35n 1.46/0.44n 1.68/0.28n
|
[External Model]
Language Verilog-AMS
|
| Corner corner_name file_name circuit_name (module)
Corner Typ buffer_typ.v buffer_io_typ
Corner Min buffer_min.v buffer_io_min
Corner Max buffer_max.v buffer_io_max
|
| Parameters List of parameters
Parameters delay rate
Parameters preemphasis
|
| Ports List of port names (in same order as in Verilog-AMS)
Ports A_signal A_puref A_pdref A_pcref A_gcref
Ports D_drive D_enable D_receive
|
[End External Model]
|
|--------------------------------------------
| Example [External Model] using VHDL-A(MS):
|----------------------------------------------
|
[Model] ExBufferVHDL_analog
Model_type I/O
Vinh = 2.0
Vinl = 0.8
|
| Other model subparameters are optional
|
| typ min max
[Voltage Range] 3.3 3.0 3.6
```

```
[Ramp]
llldt_r 
|
[External Model]
Language VHDL-A(MS)
|
| Corner corner_name file_name circuit_name entity(architecture)
Corner Typ - buf\overline{fer_typ.vhd buffer(buffer_io_typ)}
Corner Min buffer_min.vhd buffer(buffer_io_min)
Corner Max buffer_max.vhd buffer(buffer_io_max)
|
| Parameters List of parameters
Parameters delay rate
Parameters preemphasis
```



```
| Ports List of port names (in same order as in VHDL-A(MS))
Ports A_signal my_drive my_enable my_receive my_ref
Ports A_puref A_pdref A_pcref A_gcref A_extref
|
| D_to_A d_port port1 port2 vlow vhigh trise tfall corner_name
D to A D drive my drive my ref 0.0 3.3 0.5n 0.3n Typ
D_to_A D_enable my_enable A_gcref 0.0 3.3 0.5n}00.3n Ty
|
| A_to_D d_port port1 port2 vlow vhigh corner_name
A_to_D D_receive my_receive my_ref 0.8 2.0 Typ
| Note: A_signal might also be used instead of a user-defined interface port
| for measurements taken at the die pads
|
-----------------------------------------------
| Example [External Model] using Verilog-A(MS):
|------------------------------------------------
|
[Model] ExBufferVerilog_analog
Model_type I/O
Vinh = 2.0
Vinl = 0.8
|
| Other model subparameters are optional
|
| typ min max
[Voltage Range] 3.3 3.0 3.6
|
[Ramp]
dV/dt_r 1.57/0.36n 1.44/0.57n 1.73/0.28n
dV/dt_f 1.57/0.35n 1.46/0.44n 1.68/0.28n
|
[External Model]
Language Verilog-A(MS)
|
| Corner corner_name file_name circuit_name (module)
Corner Typ buffer_typ.va buffer_io_typ
Corner Min buffer_min.va buffer_io_min
Corner Max buffer_max.va buffer_io_max
```

```
| Parameters List of parameters
Parameters delay rate
Parameters preemphasis
|
| Ports List of port names (in same order as in Verilog-A(MS))
Ports A_signal my_drive my_enable my receive my_ref
Ports A_puref A_pdref A_pcref A_gcref A_extref
|
| D_to_A d_port port1 port2 vlow vhigh trise tfall corner_name
D_to_A D_drive my_drive my_ref 0.0 3.3 0.5n 0.3n Typ
D_to_A D_enable my_enable A_gcref 0.0 3.3 0.5n 0.3n Typ
| A to_D d_port port1 port2 vlow vhigh corner_name
A_to_D-D D_receive my_receive my_ref 0.8 2.0 Typ
|
| Note: A_signal might also be used instead of a user-defined interface port
| for measurements taken at the die pads
|
[End External Model]
|
---------------------------------------------------------------
| Example of True Differential [External Model] using SPICE:
|----------------------------------------------------------------
|
[Model] Ext_SPICE_Diff_Buff
Model_type I/O_diff
Rref_\overline{diff = 10\overline{0}}\mathbf{}=\mathbf{N}
Other model subparameters are optional
|
l typ min max
|
[Ramp]
dV/dt_r 1.57/0.36n 1.44/0.57n 1.73/0.28n
dV/dt _f 1.57/0.35n 1.46/0.44n 1.68/0.28n
|
[External Model]
Language SPICE
|
| Corner corner_name file_name circuit_name (.subckt name)
Corner Typ - diffio.spi diff_io_typ
Corner Min diffio.spi diff_io_min
Corner Max diffio.spi diff_io_max
|
| Ports List of port names (in same order as in SPICE)
Ports A_signal_pos A_signal_neg my_receive my_drive my_enable
Ports A_puref A_pdref A_pcref A_gcref A_extref my_ref A_gnd
|
| D_to_A d_port port1 port2 vlow vhigh trise tfall corner_name
D_t\overline{O_A}
D_to_A D_drive my_drive my_ref 0.0 3.0 0.6n 0.3n Min
D_to_A D_drive my_drive my_ref 0.0 3.6 0.4n 0.3n Max
D_to_A D_enable my_enable my_ref 0.0 3.3 0.5n 0.3n Typ
D_to_A D_enable my_enable my_ref 0.0 3.0 0.6n 0.3n Min
D_to_A D_enable my_enable my_ref 0.0 3.6 0.4n}0.0.3n Max
```

```
| A_to_D d_port port1 port2 vlow vhigh corner_name
A_t\overline{O_D}\mp@subsup{}{}{-}\mp@subsup{\overline{D}}{~}{\prime}receive A_signal_pos A_signal_neg -200m 200m Typ
A_to_D D__receive A_-signal_pos A_signal_neg -200m 200m Min
A_to_D D_receive A_signal_pos A_signal_neg -200m 200m Max
|
[End External Model]
|
|--------------------------------------------------------------------
| Example of True Differential [External Model] using VHDL-AMS:
|--------------------------------------------------------------------
|
[Model] Ext VHDL Diff Buff
Model type \overline{I}/O_d\overline{iff}
Rref_\overline{diff = 100}
|
| typ min max
[Voltage Range] 3.3 3.0 3.6
|
[Ramp]
dV/dt_r 1.57/0.36n 1.44/0.57n 1.73/0.28n
dV/dt_f 1.57/0.35n 1.46/0.44n 1.68/0.28n
|
| Other model subparameters are optional
|
[External Model]
Language VHDL-AMS
|
| Corner corner_name file_name circuit_name entity(architecture)
Corner Typ - dif\overline{fio_typ.vhd buffer(diff_io_typ)}
Corner Min diffio_min.vhd buffer(diff_io_min)
Corner Max diffio_max.vhd buffer(diff_io_max)
|
| Parameters List of parameters
Parameters delay rate
Parameters preemphasis
|
| Ports List of port names (in same order as in VHDL-AMS)
Ports A_signal_pos A_signal_neg D_receive D_drive D_enable
Ports A_puref A_pdref A_pcref A_gcref
|
[End External Model]
|
|-----------------------------------------------------------------
| Example of Pseudo-Differential [External Model] using SPICE:
|------------------------------------------------------------------
|
| Note that [Pin] and [Diff Pin] declarations are shown for clarity
|
|
[Pin] signal_name model_name R_pin L_pin C_pin
1 Example_pos Ext_SPICE_PDiff_\overline{Buff}
2 Example_neg Ext_SPICE_PDiff_Buff
|
| ...
|
```

```
[Diff Pin] inv_pin vdiff tdelay_typ tdelay_min tdelay_max
2 2- 200mV 0ns- 0ns- 0ns
|
| ...
|
[Model] Ext_SPICE_PDiff_Buff
Model_type I/O
|
| Other model subparameters are optional
|
l typ min max 
Voltage Range] 3.3 3.0 3.6
|
[Ramp]
dV/dt_r 1.57/0.36n 1.44/0.57n 1.73/0.28n
dV/dt_f 1.57/0.35n 1.46/0.44n 1.68/0.28n
|
[External Model]
Language SPICE
|
| Corner corner_name file_name circuit_name (.subckt name)
Corner Typ diffio.spi diff_io_typ
Corner Min diffio.spi diff_io_min
Corner Max diffio.spi diff_io_max
|
| Ports List of port names (in same order as in SPICE)
Ports A_signal my_drive my_enable my_ref
Ports A_puref A_p\overline{dref A_pcref A_gcre\overline{f A_gnd A_extref}}\mathbf{f}\mathrm{ ( }
|
| D_to_A d_port port1 port2 vlow vhigh trise tfall corner_name
D_to_A D_drive my_drive my_ref 0.0 3.3 0.5n 0.3n Typ
D_to_A D_drive my_drive my_ref 0.0 3.0 0.6n 0.3n Min
D_to_A D_drive my_drive my_ref 0.0 3.6 0.4n 0.3n Max
D_to_A D_enable my_enable A_p
D_to_A D_enable my_enable A_pcref 0.0 3.0 0.6n 0.3n Min
D_to_A D_enable my_enable A_pcref 0.0 3.6 0.4n 0.3n Max
|
| A_to_D d_port port1 port2 vlow vhigh corner_name
A_t\overline{O_D D D}
A_to_D D_receive A_signal my_ref 0.8 2.0 Min
A_to_D D_receive A_signal my_ref 0.8 2.0 Max
|
| This example shows the evaluation of the received signals at the die
| pads. [Diff Pin] defines the interpretation of the A_to_D output
| polarity and levels and overrides the A_to_D settings shōwn above.
|
[End External Model]
|
|========================================================================================
```

```
            Keywords: [External Circuit], [End External Circuit]
            Required: No
Description: Used to reference an external file containing an arbitrary
    circuit description using one of the supported languages.
Sub-Params: Language, Corner, Parameters, Ports, D_to_A, A_to_D
Usage Rules: Each [External Circuit] keyword must be followed by a unique
    name that differs from any name used for any [Model] or
        [Submodel] keyword.
    The [External Circuit] keyword may appear multiple times. It
    is not scoped by any other keyword.
    Each instance of an [External Circuit] is referenced by one or
    more [Circuit Call] keywords discussed later. (The [Circuit
    Call] keyword cannot be used to reference a [Model] keyword.)
    The [External Circuit] keyword and contents may be placed
    anywhere in the file, outside of any [Component] keyword group
    or [Model] keyword group, in a manner similar to that of the
    [Model] keyword.
    Subparameter Definitions:
    Language:
    Accepts "SPICE", "VHDL-AMS", "Verilog-AMS", "VHDL-A(MS)" or
    "Verilog-A(MS)" as arguments. The Language subparameter is
    required and must appear only once.
    Corner:
    Three entries follow the Corner subparameter on each line:
        corner_name file_name circuit_name
    The corner name entry is "Typ", "Min", or "Max". The
    file_name entry points to the referenced file in the same
    directory as the .ibs file.
    Up to three Corner lines are permitted. A "Typ" line is
    required. If "Min" and/or "Max" data is missing, the tool may
    use "Typ" data in its place. However, the tool should notify
    the user of this action.
    The circuit_name entry provides the name of the circuit to be
    simulated within the referenced file. For SPICE files, this
    is normally a ".subckt" name. For VHDL-AMS files, this is
    normally an "entity(architecture)" name pair. For Verilog-AMS
    files, this is normally a "module" name.
    No character limits, case-sensitivity limits or extension
        conventions are required or enforced for file name and
        circuit_name entries. However, the total num\overline{b}er of characters
```

```
in each Corner line must comply with Section 3. Furthermore, lower-case file name entries are recommended to avoid possible conflicts with file naming conventions under different operating systems. Case differences between otherwise identical file_name entries or circuit_name entries should be avoided. External languages may not support case-sensitive distinctions.
Parameters:
Lists names of parameters that may be passed into an external circuit file. Each Parameters assignment must match a name or keyword in the external file or language. The list of Parameters can span several lines by using the word Parameters at the start of each line. The Parameters subparameter is optional, and the external circuit must operate with default settings without any Parameters assignments.
Parameter passing is not supported in SPICE. VHDL-AMS and
VHDL-A(MS) parameters are supported using "generic" names, and Verilog-AMS and Verilog-A(MS) parameters are supported using "parameter" names.
```


## Ports:

```
Ports are interfaces to the [External Circuit] which are available to the user and tool at the IBIS level. They are used to connect the [External Circuit] to die pads. The Ports parameter is used to identify the ports of the [External Circuit] to the simulation tool. The port assignment is by position and the port names do not have to match exactly the names inside the external file. The list of port names may span several lines if the word Ports is used at the start of each line.
The Ports parameter is used to identify the ports of the [External Circuit] to the simulation tool. The port assignment is by position and the port names do not have to match exactly the port names in the external file. The list of port names may span several lines if the word Ports is used at the start of each line.
[External Circuit] allows any number of ports to be defined, with any names which comply with Section 3 format requirements. Reserved port names may be used, but ONLY DIGITAL PORTS will have the pre-defined functions listed in the General Assumptions heading above. User-defined and reserved port names may be combined within the same [External Circuit].
The [Pin Mapping] keyword cannot be used with [External Circuit] in the same [Component] description.
```

```
Digital-to-Analog/Analog-to-Digital Conversions:
These subparameters define all digital-to-analog and analog-to-digital converters needed to properly connect digital signals with the analog ports of referenced external SPICE, Verilog-A(MS) or VHDL-A(MS) models. These subparameters must be used when [External Circuit] references a file written in the SPICE, Verilog-A(MS) or VHDL-A(MS) language. They are not permitted with Verilog-AMS or VHDL-AMS external files.
D_to_A:
As assumed in [Model] and [External Model], some interface ports of [External Circuit]s expect digital input signals. As SPICE, Verilog-A(MS) or VHDL-A(MS) models understand only analog signals, some conversion from digital to analog format is required. For example, input logical states such as '0' or '1' must be converted to actual input voltage stimuli, such as a voltage ramp, for SPICE simulation.
The D_to_A subparameter provides information for converting a digitāl stimulus, such as '0' or '1', into an analog voltage ramp (a digital 'X' input is ignored by D_to_A converters). Each digital port which carries data for conversion to analog format must have its own D_to_A declaration.
The D_to_A subparameter is followed by eight arguments:
d_port port1 port2 vlow vhigh trise tfall corner_name
The d_port entry holds the name of the digital port. This entry may contain user-defined port names or the reserved port names D_drive, D_enable, and D_switch. he port1 and port2 entries hold the SPICE, Verilog-A(MS) or VHDL-A(MS) analog input port names across which voltages are specified. These entries contain user-defined port names. One of these port entries must name a reference for the other port (for example, A_gnd).
Normally, port1 accepts an input signal and port2 is the reference for port1. However, for an opposite polarity stimulus, portl could be connected to a voltage reference and port2 could serve as the input.
The vlow and vhigh entries accept voltage values which correspond to fully-off and fully-on states, where the vhigh value must be greater than the vlow value. For example, a 3.3 V ground-referenced buffer would list vlow as 0 V and vhigh as 3.3 V . The trise and tfall entries are times, must be positive and define input ramp rise and fall times between 0 and 100 percent.
The corner_name entry holds the name of the external circuit corner being referenced, as listed under the Corner subparameter.
```

```
Any number of D_to_A subparameter lines is allowed, so long as each contains a-unique port name entry and at least one unique port1 or port2 entry (i.e., several D_to_A declarations may use the same reference node under porti or port2). At least one D_to_A line must be present, corresponding to the "Typ" corner model, for each digital line to be converted. Additional D_to_A lines for other corners may be omitted. In this case, the typical corner D_to_A entries will apply to all model corners and the "Typ" corner_name entry may be omitted.
```

```
A_to_D:
```

A_to_D:
The A_to_D subparameter is used to generate a digital state ('0', 'I', or 'X') based on analog voltages from the SPICE, Verilog-A(MS) or VHDL-A(MS) model or from the pad/pin. This allows an analog signal from the external SPICE, Verilog-A (MS) or VHDL-A(MS) circuit to be read as a digital signal by the simulation tool.
The A_to_D subparameter is followed by six arguments:

```
```

d_port port1 port2 vlow vhigh corner_name

```
d_port port1 port2 vlow vhigh corner_name
The d_port entry lists port names to be used for digital signals going. As with D_to_A, the portl entry would contain a user-defined analog signal. Port2 would list another port name to be used as a reference. The voltage measurements are taken from the port1 entry with respect to the port2 entry. These ports must also be named by the Ports subparameter.
The vlow and vhigh entries list the low and high analog threshold voltage values. The reported digital state on D_receive will be '0' if the measured voltage is lower than the vlow value, '1' if above the vhigh value, and 'X' otherwise.
The corner_name entry holds the name of the external model corner being referenced, as listed under the Corner subparameter.
Any number of A_to_D subparameter lines is allowed, so long as each line contains at least one column entry which is distinct from the column entries of all other lines. In practice, this means that A_to_D subparameter lines describing different corners will have identical port names. Other kinds of variations described through A_to_D subparameter lines should use unique port names. For example, a user may wish to create additional A_to_D converters for individual analog signals to monitor common mode behaviors on differential buffers.
At least one A_to_D line must be supplied corresponding to the "Typ" corner model. Other A_to_D lines for other corners may be omitted. In this case, the typical corner D_to_A entries will apply to all model corners.
```



```
| Ports List of port names (in same order as in SPICE)
Ports A signal int in int en int out A control
Ports A_puref A_pdref A_pcref A_g}cre
|
| D_to_A d_port port1 port2 vlow vhigh trise tfall corner_name
D_to_A D_drive int_in my_gcref 0.0 3.3 0.5n 0.3n Typ
D_to_A D__drive int_in my_gcref 0.0 3.0 0.6n 0.3n Min
D_to_A D__drive int_in my_gcref 0.0 3.6 0.4n}00.3n Max
D_to_A D_enable int_en my_gnd 0.0 3.3 0.5n}0.3n Ty
D_to_A D_enable int_en my_gnd 0.0 3.0 0.6n 0.3n Min
D_to_A D_enable int_en my_gnd 0.0 3.6 0.4n 0.3n Max
| A_to_D d_port port1 port2 vlow vhigh corner_name
A_t\overline{O_D D D_receive int_out my_gcref 0.8 2.0 Typ}
A_to_D D_receive int_out my_gcref 0.8 2.0 Min
A_to_D D_receive int_out my_gcref 0.8 2.0 Max
| Note, the A_signal port might also be used and int_out not defined in
| a modified .subckt.
|
[End External Circuit]
|
|---------------------------------------------
| Example [External Circuit] using VHDL-AMS:
|--------------------------------------------
|
[External Circuit] BUFF-VHDL
Language VHDL-AMS
|
| Corner corner_name file_name circuit_name entity(architecture)
Corner Typ buffer_typ.vhd bufferb}(buffer_io_typ
Corner Min buffer_min.vhd bufferb(buffer_io_min)
Corner Max buffer_max.vhd bufferb(buffer_io_max)
|
| Parameters List of parameters
Parameters delay rate
Parameters preemphasis
|
| Ports List of port names (in same order as in VHDL-AMS)
Ports A_signal A_puref A_pdref A_pcref A_gcref A_control
Ports D_drive D_enable D_receive
|
[End External Circuit]
|
|-------------------------------------------------
| Example [External Circuit] using Verilog-AMS:
|------------------------------------------------
|
[External Circuit] BUFF-VERILOG
Language Verilog-AMS
|
| Corner corner_name file_name circuit_name (module)
Corner Typ buffer_typ.v bufferb_io_typ
Corner Min buffer_min.v bufferb_io_min
Corner Max buffer_max.v bufferb_io_max
|
```

```
| Parameters List of parameters
Parameters delay rate
Parameters preemphasis
|
| Ports List of port names (in same order as in Verilog-AMS)
Ports A_signal A_puref A_pdref A_pcref A_gcref A_control
Ports D_drive D_enable D_receive
|
[End External Circuit]
|
| Interconnect Structure as an [External Circuit]
|
|------------------------------------------
| Example [External Circuit] using SPICE:
|------------------------------------------
|
[External Circuit] BUS_SPI
Language SPICE
|
| Corner corner_name file_name circuit_name (.subckt name)
Corner Typ bus_typ.spi Bus_typ
Corner Min bus_min.spi Bus_min
Corner Max bus_max.spi Bus_max
|
| Parameters - Not supported in SPICE
|
| Ports are in same order as defined in SPICE
Ports vcc gnd io1 io2
Ports int_ioa vccal vcca2 vssal vssa2
Ports int_iob vccb1 vccb2 vssb1 vssb2
|
| No A_to_D or D_to_A required, as no digital ports are used
|
[End External Circuit]
|
|---------------------------------------------
| Example [External Circuit] using VHDL-AMS:
|---------------------------------------------
|
[External Circuit] BUS_VHD
Language VHDL-AMS
|
| Corner corner_name file_name circuit_name entity(architecture)
Corner Typ bus.vhd Bus(Bus_typ)
Corner Min bus.vhd Bus(Bus_min)
Corner Max bus.vhd Bus(Bus_max)
|
| Parameters List of parameters
Parameters r1 l1
Parameters r2 l2 temp
|
| Ports are in the same order as defined in VHDL-AMS
Ports vcc gnd io1 io2
Ports int_ioa vccal vcca2 vssa1 vssa2
Ports int_iob vccb1 vccb2 vssb1 vssb2
|
```

```
-------------------------------------------------
| Example [External Circuit] using Verilog-AMS:
|-------------------------------------------------
|
[External Circuit] BUS_V
Language Verilog-AMS
|
| Corner corner_name file_name circuit_name (module)
Corner Typ bus.v Bus_typ
Corner Min bus.v Bus_min
Corner Max bus.v Bus_max
|
| Parameters List of parameters
Parameters r1 l1
Parameters r2 l2 temp
|
| Ports are in the same order as defined in Verilog-AMS
Ports vcc gnd io1 io2
Ports int_ioa vccal vcca2 vssal vssa2
Ports int_iob vccb1 vccb2 vssb1 vssb2
|
[End External Circuit]
|
| ========================================================================================
|
The scope of the following keywords is limited to the [Component] keyword.
They apply to the specific set of pin numbers and internal nodes only within
that [Component].
|
|=====================================================================================
| Keywords: [Node Declarations], [End Node Declarations]
    Required: Yes, if any internal nodes exist on the die as listed in
                                [Circuit Call], and/or if any die pads need to be explicitly
                defined.
Description: Provides a list of internal die nodes and/or die pads for a
    [Component] to make unambiguous interconnection descriptions
    possible.
Usage Rules: All die node and die pad names that appear under any [Circuit
        Call] keyword within the same [Component] must be listed under
        the [Node Declarations] keyword.
        If used, the [Node Declarations] keyword must appear before
        any [Circuit Call] keyword(s) under the [Component] keyword.
        Only one [Node Declarations] keyword is permitted for each
        [Component] keyword. Since the [Node Declarations] keyword
        is part of the [Component] keyword, all internal node or pad
        references apply only to that [Component] (i.e., they are
        local).
        The internal die node and/or die pad names within [Node
        Declarations] must be unique and therefore different from
        the pin names used in the [Pin] keyword. Each node and/or
        pad name must be separated by at least one white space. The
        list may span several lines and is terminated by the [End
        Node Declarations] keyword.
```

```
TThe names of die nodes and die pads can be composed of any
combination of the legal characters outlined in Section 3.
[Node Declarations] | Must appear before any [Circuit Call] keyword
|
Die nodes:
a b c d e | List of die nodes
f g h ndl
|
Die pads:
pad_2a pad_2b pad_4 pad_11 | List of die pads
[End Node Declarations]
|
|====================================================================================
```


## Keywords: [Circuit Call], [End Circuit Call]

```
Required: Yes, if any [External Circuit]s are present in a [Component]. Description: This keyword is used to instantiate [External Circuit]s and to connect their ports to the die nodes or die pads.
Sub-Params: Signal_pin, Diff_signal_pins, Series_pins, Port_map
Usage Rules: The [Círcuit Call] keyword must be followed by the name of an [External Circuit] that exists in the same [Component].
When a [Circuit Call] keyword defines any connections that involve one or more die pads (and consequently pins), the corresponding pins on the [Pin] list must use the reserved word "CIRCUITCALL" in the third column instead of a model name.
Each [External Circuit] must have at least one corresponding [Circuit Call] keyword. Multiple [Circuit Call] keywords may appear under a [Component] using the same [External Circuit] name, if multiple instantiations of an [External Circuit] are needed.
Signal_pin, Diff_signal_pins, or Series_pins:
The purpose of these subparameters is to identify which [External Circuit] needs to be stimulated in order to obtain a signal on a certain pin. These subparameters must be used only when the [External Circuit] that is referenced by the [Circuit Call] keyword makes use of the stimulus signal of the simulator. Any given [Circuit Call] keyword must contain no more than one instance of only one of these three subparameters. The subparameter is followed by one or two pin names which must be defined by the [Pin] keyword.
Signal_pin is used when the referenced [External Circuit] has a single analog signal port (I/O) connection to one pin. The subparameter is followed by a pin name that must match one of the pin names under the [Pin] keyword.
Diff_signal_pins is used when the referenced [External Circūit] describes a true differential model which has two analog signal port (I/O) connections, each to a separate pin. The subparameter is followed by two pin names, each of which
```

```
must match one of the pin names under the [Pin] keyword. The first and second pin names correspond to the non-inverting and inverting signals of the differential model, respectively. The two pin names must not be identical.
Series_pins is used when the referenced [External Circuit] describes a Series or Series_switch model which has two analog signal port (I/O) connections to two pins. The subparameter is followed by two pin names, each of which must match one of the pin names under the [Pin] keyword. The first and second pin names correspond to the positive and negative ports of the Series or Series switch model, respectively. However, the polarity order mātters only when the model is polarity sensitive (as with the [Series Current] keyword). The two pin names must not be identical.
Port_map:
The Port map subparameter is used to connect the ports of an [External Circuit] to die nodes or die pads.
Every occurrence of the Port map subparameter must begin on a new line and must be followe \(\bar{d}\) by two arguments, the first being a port name, and the second being a die node, die pad, or a pin name.
The first argument of Port_map must contain a port name that matches one of the port names in the corresponding [External Circuit] definition. No port name may be listed more than once within a [Circuit Call] statement. Only those port names need to be listed with the Port_map subparameter which are connected to a die node or a die pad. This includes reserved and/or user-defined port names.
The second argument of the Port_map subparameter contains the name of a die node, die pad, or a pin. The names of die nodes, die pads, and pins may appear multiple times as Port map subparameter arguments within the same [Circuit Call] statement to signify a common connection between multiple ports, such as common voltage supply.
Please note that a pin name in the second argument does not mean that the connection is made directly to the pin. Since native IBIS does not have a mechanism to declare die pads explicitly, connections to die pads are made through their corresponding pin names (listed under the [Pin] keyword). This convention must only be used with native IBIS package models where a one-to-one path between the die pads and pins is assumed. When a package model other than native IBIS is used with a [Component], the second argument of Port map must have a die pad or die node name. These names are matched to the corresponding port name of the non-native package model by name (not by position). In this case, the package model may have an arbitrary circuit topology between the die pads and the pins. A one-to-one mapping is not required.
```

```
Examples:
|--------------------------------------------------------------------------------------
    NOTE REGARDING THIS EXAMPLE:
    The pad_* to pin connections in Figure 12 and in the example
    lines with the comment, "explicit pad connection", are shown for
    reference. The connection syntax has not yet been defined.
    Therefore, the connections for pad_* to pin are not supported
    in this specification.
For the examples below please refer to the following diagram and the
example provided for the [Node Declarations] keyword.
```



```
| Notes:
| 1) The ports of the [External Model] E are automatically connected by
| the tool, taking the [Pin Mapping] keyword into consideration, if exists.
| 2) The package model shown in this drawing assumes the capabilities of a
| non-native IBIS package model are available to the model author.
|
|
[Circuit Call] A | Instantiates [External Circuit] named "A"
|
Signal_pin 1
|
| mapping port pad/node
|
Port_map A_mypcr a | Port to internal node connection
Port_map A_mypur b | Port to internal node connection
Port_map A_mysig c | Port to internal node connection
Port_map A_mypdr d | Port to internal node connection
Port_map A_mygcr e | Port to internal node connection
|
[End Circuit Call]
|
I
[Circuit Call] B | Instantiates [External Circuit] named "B"
Signal_pin 2
|
| mapping port pad/node
```



```
Port_map A_mypur f | Port to internal node connection
Port_map A_mysig g | Port to internal node connection
Port_map A_mypdr h | Port to internal node connection
Port_map A_mycnt pad_2b | Port to explicit pad connection
|
[End Circuit Call]
|
|
[Circuit Call] C | Instantiates [External Circuit] named "C"
|
Signal_pin 3
|
| mapping port pad/node
|
Port_map A_mypcr 10 | Port to implicit pad connection
Port_map A_mypur 10 | Port to implicit pad connection
Port_map A_mysig | | Port to implicit pad connection
Port_map A-mypdr pad_11 | Port to explicit pad connection
Port_map A_mygcr pad_11 | Port to explicit pad connection
Port_map D_mydrv ndl | Port to internal node connection
|
[End Circuit Call]
|
|
```

```
[Circuit Call] D | Instantiates [External Circuit] named "D"
|
Signal_pin 4a
|
| mapping port pad/node
|
Port_map A_my_pcref 10 | Port to implicit pad connection
Port_map A_my_signal pad_4 | Port to explicit pad connection
Port_map A_my_gcref pad_11 | Port to explicit pad connection
Port_map D_receive ndl | Port to internal node connection
|
[End Circuit Call]
|
|
[Circuit Call] Die_Interconnect | Instantiates [External Circuit] named
| "Die_Interconnect"
|
| mapping port pad/node
|
Port_map vcc 10 | Port to implicit pad connection
Port_map gnd pad_11 | Port to explicit pad connection
Port_map io1 1 | Port to implicit pad connection
Port_map o2 pad_2a | Port to explicit pad connection
Port_map vccal a - | Port to internal node connection
Port_map vcca2 b | Port to internal node connection
Port_map int_ioa c | Port to internal node connection
Port_map vssal d | Port to internal node connection
Port_map vssa2 e | Port to internal node connection
Port_map vccb1 f | Port to internal node connection
Port_map int_ob g | Port to internal node connection
Port_map vss\overline{b}1 h | Port to internal node connection
|
[End Circuit Call]
|
|======================================================================================
| ======================================================================================
```

```
|===================================================================================
| ====================================================================================
|
Section 6c
    A L GOR I T HM I C MODE L IN NG I NT E R F A C E ( A M I )
|====================================================================================
C====================================================================
    INTRODUCTION:
    Executable shared library files to model advanced Serializer-Deserializer
    (SERDES) devices are supported by IBIS. This chapter describes how
    executable models written for these devices can be referenced and used by
    IBIS files.
    The shared objects use the following keywords within the IBIS framework:
        [Algorithmic Model]
        [End Algorithmic Model]
    The placement of these keywords within the hierarchy of IBIS is shown in
    the following diagram:
        |-- [Component]
    | | ...
    | | ...
    | ...
    |-- [Model]
    | | ...
    | |-- [Algorithmic Model]
    | | |-- [End Algorithmic Model]
    | | ...
    | ...
    | ...
    Figure 1: Partial keyword hierarchy
GENERAL ASSUMPTIONS:
This proposal breaks SERDES device modeling into two parts - electrical
and algorithmic. The combination of the transmitter's analog back-end, the
| serial channel and the receiver's analog front-end are assumed to be linear
and time invariant. There is no limitation that the equalization has to be
linear and time invariant. The "analog" portion of the channel is
characterized by means of an impulse response leveraging the pre-existing
IBIS standard for device models.
|
The transmitter equalization, receiver equalization and clock recovery
circuits are assumed to have a high-impedance (electrically isolated)
| connection to the analog portion of the channel. This makes it possible to
| model these circuits based on a characterization of the analog channel.
The behavior of these circuits is modeled algorithmically through the use
of executable code provided by the SERDES vendor. This proposal defines the
functions of the executable models, the methods for passing data to and
from these executable models and how the executable models are called from
the EDA platform.
```


## DEFINITIONS:

The following 'Usage, Type Format and Default definitions are used throughout the following sections.

Note: Usage, Type, Format and Default and their allowed values are
reserved names in the parameter definition file (.ami) discussed in the
"KEYWORD DEFINITION" section.
Usage: (required for model specific parameters)
In Parameter is required Input to executable
Out Parameter is Output only from executable
Info Information for user or EDA platform
InOut Required Input to executable. Executable may return different value.

Type: (default is Float)
Float
Integer
String
Boolean (True/False)
Tap (For use by TX and RX equalizers)
UI (Unit Interval, 1 UI is the inverse of the data rate frequency, for example 1 UI of a channel operating at $10 \mathrm{~Gb} / \mathrm{s}$ is 100 ps$)$

Format: (default is range)
Value <value> Single value data
Range <typ value> <min value> <max value>
List <typ value> <value> <value> <value> ... <value>
Corner <typ value> <slow value> <fast value>
Increment <typ> <min> <max> <delta>
After expansion, the allowed values of the parameter are typ+N*delta where $N$ is any positive or negative integer
value such that: min $<=$ typ $+N * d e l t a<=\max$
Steps <typ> <min> <max> <\# steps>
Treat exactly like Increment with
<delta> == (<max>-<min>)/<\# steps>
Table The parameter name "Table" names a branch of the parameter tree rather than a single leaf. One of the leaves of this branch can be named "Labels" and, if provided, is to be assigned a string value containing a list of column names.
For example:

```
                (Rx Clock PDF
                    (Ūsage İnfo)
                    (Type Float)
                (Format Ta.ble
                (Labels Row_No Time_UI Density)
                    (-50 -0.1 1e-35)
                    (-49 -0.98 2e-35)
                    (0 0 1e-2)
                ..
                    (49 0.98 2e-35)
                    (50 0.1 1e-35)
            ) | End Table
        ) | End Rx_Clock_PDF
            Gaussian <mean> <sigma>
            Dual-Dirac <mean> <mean> <sigma>
                Composite of two Gaussian
            DjRj <minDj> <maxDj> <sigma>
            Convolve Gaussian (sigma) with uniform Modulation PDF
    Default <value>:
    Depending on the Type, <value> will provide a default value for the
    parameter. For example, if the Type is Boolean, <value> could be True
    or False, if the Type is Integer, the <value> can be an integer value.
    Description <string>:
    ASCII string following Description describes a reserved parameter,
    model specific parameter, or the Algorithmic model itself. It is used
    by the EDA platform to convey information to the end-user. The entire
    line has to be limited to IBIS line length specification. String
    literals begin and end with a double quote (") and no double quotes are
    allowed inside the string literals.
    The location of Description will determine what the parameter or model
    is being described.
Note that in the context of Algorithmic Model for type 'Corner', <slow
value> and <fast value> align implicitly to slow and fast corners, and
<slow value> does not have to be less than <fast value>. For type 'Range'
and 'Increment', <min value>, <max value> does not imply slow and fast
corners.
Notes:
1. Throughout the section, text strings inside the symbols "<" and ">"
should be considered to be supplied or substituted by the model maker.
Text strings inside "<" and ">" are not reserved and can be replaced.
2. Throughout the document, terms "long", "double" etc. are used to
indicate the data types in the C programming language as published in
ISO/IEC 9899-1999.
```


|

```
|====================================================================================
KEYWORD DEFINITIONS:
|
|==================================================================================
| Keywords: [Algorithmic Model], [End Algorithmic Model]
    Required: No
Description: Used to reference an external compiled model. This compiled
    model encapsulates signal processing functions. In the case
    of a receiver it may additionally include clock and data
    recovery functions. The compiled model can receive and modify
    waveforms with the analog channel, where the analog channel
    consists of the transmitter output stage, the transmission
    channel itself and the receiver input stage. This data
    exchange is implemented through a set of software functions.
    The signature of these functions is elaborated in section 10
    of this document. The function interface must comply with
    ANSI 'C' language.
Sub-Params: Executable
Usage Rules: The [Algorithmic Model] keyword must be positioned within a
    [Model] section and it may appear only once for each [Model]
    keyword in a .ibs file. It is not permitted under the
    [Submodel] keyword.
The [Algorithmic Model] always processes a single waveform regardless whether the model is single ended or differential. When the model is differential the waveform passed to the [Algorithmic Model] must be a difference waveform.
[Algorithmic Model], [End Algorithmic Model]
Begins and ends an Algorithmic Model section, respectively.
Subparameter Definitions:
Executable:
Three entries follow the Executable subparameter on each line:
Platform_Compiler_Bits File_Name Parameter_File
The Platform_Compiler_Bits entry provides the name of the operating system, compiler and its version and the number of bits the shared object library is compiled for. It is a string without white spaces, consisting of three fields separated by an underscore ' '. The first field consists of the name of the operating system followed optionally by its version. The second field consists of the name of the compiler followed by optionally by its version. The third field is an integer indicating the platform architecture. If the version for either the operating system or the compiler contains an underscore, it must be converted to a hyphen '-'. This is so that an underscore is only present as a separation character in the entry.
```

```
The architecture entry can be either "32" or "64". Examples
of Platform_Compiler_Bits:
    Linux_gcc3.2.3_32
    Solaris5.10_gcc4.1.1_64
    Solaris_cc5.7_32
    Windows_VisualStudio7.1.3088_32
    HP-UX acccA.03.52 32
The EDA tool will check for the compiler information and
verify if the shared object library is compatible with the
operating system and platform.
Multiple occurrences, without duplication, of Executable are permitted to allow for providing shared object libraries for as many combinations of operating system platforms and compilers for the same algorithmic model.
The File_Name provides the name of the shared library file. The shared object library should be in the same directory as the IBIS (.ibs) file.
The Parameter File entry provides the name of the parameter
```



``` file and should reside in the same directory as the .ibs file and the shared object library file. It will consist of reserved and model specific (user defined) parameters for use by the EDA tool and for passing parameter values to the model.
The model parameter file must be organized in the parameter tree format as discussed in section 3.1.2.6 of "NOTES ON ALGORITHMIC MODELING INTERFACE AND PROGRAMMING GUIDE", Section 10 of this document. The file must have 2 distinct sections, or sub-trees, 'Reserved_Parameters' section and 'Model_Specific' section with sections beginning and ending with parentheses. The complete tree format is described in the section 3.1.2.6 of the Section 10 of this document.
The 'Reserved Parameter' section is required while the 'Model Specific' section is optional. The sub-trees can be in any order in the parameter file. The '|' character is the comment character. Any text after the '|' character will be ignored by the parser.
The Model Parameter File must be organized in the following way:
```



```
AMI_Init function when creating the input waveform
presented to the AMI_Getwave function.
If the Reserved Parameter, Use Init Output, is set to
"False", EDA tools will use the original (unfiltered)
impulse response of the channel when creating the input
waveform presented to the AMI Getwave function.
The algorithmic model is expected to modify the waveform in
place.
Use_Init_Output is optional. The default value for this
paramete\overline{r}}\mathrm{ is "True".
If Use_Init_Output is False, GetWave_Exists must be True.
The following reserved parameters are optional. If the
following parameters are not present, the values are
assumed as "0".
Max_Init_Aggressors:
Max_Init_Aggressors is of usage Info and type Integer. It
tel\overline{l}
the AMI_Init function is capable of processing.
Ignore_Bits:
Ignore_Bits is of usage Info and type Integer. It tells the
EDA plätform how long the time variant model takes to complete
initialization. This parameter is meant for AMI_GetWave
functions that model how equalization adapts to the input
stream. The value in this field tells the EDA platform how
many bits of the AMI_Getwave output should be ignored.
The following reserved parameter provides textual description
to the user defined parameters.
Tx-only reserved parameters:
Tx_Jitter and Tx_DCD
These reserved parameters only apply to Tx models. These
parameters are optional; if the parameters are not specified,
the values default to "no jitter specified in the model ("o"
jitter). If specified, they must be in the following format:
(<parameter_name> (Usage <usage>)(Type <data_type>)
    (Format <data format>) (Default <values>)
    (Description <string>))
Tx_Jitter:
Tx_Jitter can of Usage Info and Out and can be of Type Float
or UI. It can be of Data Format Gaussian, Dual-Dirac, DjRj
or Table. It tells the EDA platform how much jitter exists
```

```
at the input to the transmitter's analog output buffer.
Several different data formats are allowed as listed.
Examples of Tx_Jitter declarations are:
(Tx_Jitter (Usage Info)(Type Float)
            (Format Gaussian <mean> <sigma>))
(Tx Jitter (Usage Info)(Type Float)
    (Format Dual-Dirac <mean> <mean> <sigma>))
(Tx_Jitter (Usage Info)(Type Float)
    (Format DjRj <minDj> <maxDj> <sigma>))
(Tx_Jitter (Usage Info)(Type Float)
    (Format Table
        (Labels Row_No Time Probability)
        (-5 -5e-12 1e-10)
        (-4 -4e-12 3e-7)
        (-3 -3e-12 1e-4)
        (-2 -2e-12 1e-2)
        (-1 -1e-12 0.29)
        (0 0 0.4)
        (1 1e-12 0.29)
        (2 2e-12 1e-2)
        (3 3e-12 1e-4)
        (4 4e-12 3e-7)
        (5 5e-12 1e-10) ))
Tx_DCD:
Tx_DCD (Transmit Duty Cycle Distortion) can be of Usage Info
and Out. It can be of Type Float and UI and can have Data
Format of Value, Range and Corner. It tells the EDA platform
the maximum percentage deviation of the duration of a
transmitted pulse from the nominal pulse width. Example of
TX DCD declaration is:
(Tx_DCD (Usage Info)(Type Float)
    (Format Range <typ> <min> <max>))
Rx-only reserved parameters:
Rx_Clock_PDF and Rx_Receiver_Sensitivity
These reserved parameters only apply to Rx models. These
parameters are optional; if the parameters are not specified,
the values default to "0". If specified, they must be in the
following format:
(<parameter_name> (Usage <usage>) (Type <data_type>)
    (Format <data format>) (Default <values>)
    (Description <string>))
```

```
Rx_Clock_PDF:
```

Rx_Clock_PDF can be of Usage Info and Out and of Type Float and UI and of Data Format Gaussian, Dual-Dirac, DjRj or Table. Rx_Clock_PDF tells the EDA platform the Probability Density Function of the recovered clock. Several different data formats are allowed as listed. Examples of Rx_Clock_PDF declarations are:

```
(Rx_Clock_PDF (Usage Info)(Type Float)
    (Format Gaussian <mean> <sigma>))
(Rx_Clock_PDF (Usage Info)(Type Float)
    (Format Dual-Dirac <mean> <mean> <sigma>))
(Rx_Clock_PDF (Usage Info)(Type Float)
    (Format DjRj <minDj> <maxDj> <sigma>))
(Rx_Clock_PDF (Usage Info)(Type Float)
    (Format Table
        (Labels Row_No Time Probability)
        (-5 -5e-12 1e-10)
        (-4 -4e-12 3e-7)
        (-3 -3e-12 1e-4)
        (-2 -2e-12 1e-2)
        (-1 -1e-12 0.29)
        (0 0
        (1 1e-12 0.29)
        (2 2e-12 1e-2)
        (3 3e-12 1e-4)
        (4 4e-12 3e-7)
        (5 5e-12 1e-10) ))
```

Rx_Receiver_Sensitivity:
Rx_Receiver_Sensitivity can be of Usage Info and Out and of
Type Float and of Data Format Value, Range and Corner.
Rx_Receiver_Sensitivity tells the EDA platform the voltage
neēded at the receiver data decision point to ensure proper
sampling of the equalized signal. In this example, 100 mV
(above +100 mV or below -100 mV ) is needed to ensure the
signal is sampled correctly. Examples of Rx_Clock_PDF
declarations are:
(Rx_Receiver_Sensitivity (Usage Info) (Type Float)
(Format Value <value>))
(Rx_Receiver_Sensitivity (Usage Info)(Type Float)
(Format Range <typ> <min> <max>))
(Rx_Receiver_Sensitivity (Usage Info) (Type Float)
(Format Corner <slow> <fast>))

The general rules, allowed usage and a brief summary of the data types and data formats allowed for each reserved parameter is presented in the following tables.


```
+-------------------------+----------------------------------------------------
Table 1: General Rules and Allowed Usage for Reserved Parameters
|
+---------------------------------------------------
==============================================================================
| Reserved Parameter | Float | UI | Integer | String | Boolean |
+-------------------------+--------+------+---------+-----------------------
| Init_Returns_Impulse | X X |
| GetWave_Exists | X
| Use_Init_Output | X X |
| Ignore Bits | X
| Max_Init_Aggressors | X |
| Tx_Jitter | X X X |
| Tx_DCD | X X |
| Rx_Receiver_Sensitivity | X |
| Rx_Clock_PD\overline{F}
| +-------------------------+-----------------------------------------------------
Table 2: Allowed Data Types for Reserved Parameters
```



```
Model Specific Parameters:
The Following section describes the user defined parameters. The algorithmic model expects these parameters and their values to function appropriately. The model maker can specify any number of user defined parameters for their model. The user defined parameter section subtree must begin with the reserved parameters 'Model_Specific'.
The user defined parameters must be in the following format:
(<parameter_name> (usage <usage>) (Type <data type>)
(Format <data format>) (Default <values>) (Description <string>))
A tapped delay line can be described by creating a separate parameter for each tap weight and grouping all the tap weights for a given tapped delay line in a single parameter group which is given the name of the tapped delay line. If in addition the individual tap weights are each given a name which is their tap number (i.e., "-1" is the name of the first precursor tap, "0" is the name of the main tap, "1" is the name of the first postcursor tap, etc.) and the tap weights are declared to be of type Tap, then the EDA platform can assume that the individual parameters are tap weights in a tapped delay line, and use that assumption to perform tasks such as optimization. The model developer is responsible for choosing whether or not to follow this convention.
```

```
| The type Tap implies that the parameter takes on floating
|
|
|
|
```



```
| Example of Parameter File
|======================================================================================
(mySampleAMI | Name given to the Parameter file
    (Description "Sample AMI File")
    (Reserved_Parameters | Required heading
        (Ignore_Bits (Usage Info) (Type Integer) (Default 21)
            (Description "Ignore 21 Bits"))
        (Max_Init_Aggressors (Usage Info) (Type Integer)(Default 25))
        (Init_Returns_Impulse (Usage Info) (Type Boolean)(Default True))
        (GetWave_Exists (Usage Info) (Type Boolean) (Default True))
    )
    (Model_Specific | Required heading
        (txtaps
            (-2 (Usage Inout)(Type Tap) (Format Range 0.1 -0.1 0.2)(Default 0.1)
                    (Description "Second Precursor Tap"))
            (-1 (Usage Inout)(Type Tap) (Format Range 0.2 -0.4 0.4)(Default 0.2)
                        (Description "First Precursor Tap"))
            (0 (Usage Inout)(Type Tap) (Format Range 1 -1 2)(Default 1)
                (Description "Main Tap"))
            (1 (Usage Inout)(Type Tap) (Format Range 0.2 -0.4 0.4)(Default2 0.2)
                (Description "First Post cursor Tap"))
            (2 (Usage Inout)(Type Tap) (Format Range 0.1 -0.1 0.2) (Default 0.1)
                (Description "Second Post cursor Tap"))
        )
            (tx_freq_offset (Format Range 1 0 150) (Type UI) (Default 0))
    ) | End Model_Specific
) | End Sampl\overline{eAMI}
|
| ======================================================================================
| Example of RX model in [Algorithmic Model]
|======================================================================================
[Algorithmic Model]
|
Executable Windows_VisualStudio_32 example_rx.dll example_rx_params.ami
|
[End Algorithmic Model]
|
|==========================================================================================
| Example of TX model in [Algorithmic Model]:
|=====================================================================================
[Algorithmic Model]
|
Executable Windows_VisualStudio_32 tx_getwave.dll tx_getwave_params.ami
Executable Solaris_cc_32 libtx_getwave.so tx_getwave_params.ami
|
[End Algorithmic Model]
|
| |====================================================================================
|================================================================================
```

```
|==================================================================================
=================================================================================
```


## Section 7

```
P A C K A G E M O D E L I N G
```

```
P A C K A G E M O D E L I N G
```




```
The [Package Model] keyword is optional. If more than the default RLC
package model is desired, use the [Define Package Model] keyword.
Use the [Package Model] keyword within a [Component] to indicate the package
model for that component. The specification permits .ibs files to contain
the following additional list of package model keywords. Note that the
actual package models can be in a separate <package_file_name>.pkg file or
can exist in the IBIS files between the [Define Package Model] ...
[End Package Model] keywords for each package model that is defined. For
reference, these keywords are listed below. Full descriptions follow. EDA
tools that do not support these keywords will ignore all entries between the
[Define Package Model] and [End Package Model] keywords.
    [Define Package Model] Required if the [Package Model] keyword is used
    [Manufacturer] (note 1)
    [OEM] (note 1)
    [Description] (note 1)
    [Number Of Sections] (note 2)
    [Number Of Pins] (note 1)
    [Pin Numbers] (note 1)
    [Model Data] (note 2)
    [Resistance Matrix] Optional when [Model Data] is used
    [Inductance Matrix] (note 3)
    [Capacitance Matrix] (note 3)
    [Bandwidth] Required (for Banded_matrix matrices only)
    [Row] (note 3)
    [End Model Data] (note 2)
    [End Package Model] (note 1)
(note 1) Required when the [Define Package Model] keyword is used
(note 2) Either the [Number Of Sections] or the [Model Data]/[End Model
                Data] keywords are required. Note that [Number of Sections] and
                the [Model Data]/[End Model Data] keywords are mutually exclusive.
(note 3) Required when the [Define Package Model] keyword is used
        and the [Number Of Sections] keyword is not used.
When package model definitions occur within a .ibs file, their scope is
"local" -- they are known only within that .ibs file and no other. In
addition, within that .ibs file, they override any globally defined package
models that have the same name.
```

```
USAGE RULES FOR THE .PKG FILE:
|
Package models are stored in a file whose name looks like:
    <filename>.pkg.
The <filename> provided must adhere to the rules given in Section 3, GENERAL
SYNTAX RULES AND GUIDELINES. Use the ".pkg" extension to identify files
| containing package models. The .pkg file must contain all of the required
| elements of a normal .ibs file, including [IBIS Ver], [File Name], [File
Rev], and the [End] keywords. Optional elements include the [Date],
| [Source], [Notes], [Disclaimer], [Copyright], and [Comment Char] keywords.
All of the elements follow the same rules as those for a normal .ibs file.
|
| Note that the [Component] and [Model] keywords are not allowed in the .pkg
file. The .pkg file is for package models only.
|
====================================================================================
Meyword: [Define Package Model] 
```



```
\begin{tabular}{|c|c|}
\hline Keyword: & [OEM] \\
\hline Required: & Yes \\
\hline Description: & Declares the manufacturer of the package. \\
\hline Usage Rules: & The length of the manufacturer's name must not exceed 40 characters (blank characters are allowed). In addition, each manufacturer must use a consistent name in all .ibs and .pkg files. \\
\hline Other Notes: & This keyword is useful if the semiconductor vendor sells a single IC in packages from different manufacturers. \\
\hline [OEM] & Acme Packaging Co. \\
\hline
\end{tabular}
```

| Keyword: | [Description] |
| :---: | :---: |
| Required: | Yes |
| \| Description: | Provides a concise yet easily human-readable description of what kind of package the [Package Model] is representing. |
| Usage Rules: | The description must be less than 60 characters in length, must fit on a single line, and may contain spaces. |
| [Description] | 220-Pin Quad Ceramic Flat Pack |
|  |  |
| I Keyword: | [Number Of Sections] |
| Required: | No |
| Description: | Defines the maximum number of sections that make up a 'package |
|  | stub'. A package stub is defined as the connection between |
|  | the die pad and the corresponding package pin; it can include |
|  | (but is not limited to) the bondwire, the connection between |
|  | the bondwire and pin, and the pin itself. This keyword must |
|  | be used if a modeler wishes to describe any package stub as |
|  | other than a single, lumped L/R/C. The sections of a package |
|  | stub are assumed to connect to each other in a series fashion. |
| Usage Rules: | The argument is a positive integer greater than zero. This |
|  | keyword, if used, must appear in the specification before the |
|  | [Pin Numbers] keyword. The maximum number of sections |
|  | includes sections between the Fork and Endfork subparameters. |
| [Number Of Sections] 3 |  |
|  |  |
| I Keyword: | [Number Of Pins] |
| Required: | Yes |
| Description: | Tells the parser how many pins to expect. |
| Usage Rules: | The field must be a positive decimal integer. The [Number |
|  | Of Pins] keyword must be positioned before the [Pin Numbers] |
|  | keyword. |
| [Number Of Pins] | 128 |
|  |  |
| Keyword: | [Pin Numbers] |
| Required: | Yes |
| Description: | Tells the parser the set of names that are used for the |
|  | package pins and also defines pin ordering. If the [Number Of |
|  | Sections] keyword is present it also lists the elements for each section of a pin's die to pin connection. |
| \| Usab-Params: | Len, L, R, C, Fork, Endfork |
|  | Following the [Pin Numbers] keyword, the names of the pins are |
|  | listed. There must be as many names listed as there are pins (as given by the preceding [Number Of Pins] keyword). Pin |
|  | names can not exceed 5 characters in length. The first pin |
|  | name given is the "lowest" pin, and the last pin given is the |
|  | "highest." If the [Number Of Sections] keyword is used then |
|  | each pin name must be followed by one or more of the legal |
|  | subparameter combinations listed below. If the [Number Of |
|  | Sections] keyword is not present then subparameter usage is |
|  | NOT allowed. |

```
Subparameters:
The Len, L, R, and C subparameters specify the length,
inductance, capacitance and resistance of each section of each
stub on a package.
The Fork and Endfork subparameters are used to denote branches
from the main package stub.
Len The length of a package stub section. Lengths are
    given in terms of arbitrary 'units'.
L The inductance of a package stub section, in terms of
    henries/unit length. For example, if the total
    inductance of a section is 3.0nH and the length of the
    section is 2 'units', the inductance would be listed
    as L = 1.5nH (i.e. 3.0 / 2).
C The capacitance of a package stub section, in terms of
    farads/unit length.
R The DC (ohmic) resistance of a package stub section,
    in terms of ohms/unit length.
Fork This subparameter indicates that the sections
    following (up to the Endfork subparameter) are part of
    a branch off of the main package stub. This
    subparameter has no arguments.
Endfork This subparameter indicates the end point of a branch.
    For every Fork subparameter there must be a
    corresponding Endfork subparameter. As with the Fork
    subparameter, the Endfork subparameter has no
    arguments.
Specifying a Len or L/R/C value of zero is allowed. If
Len = O is specified, then the L/R/C values are the total for
that section. If a non-zero length is specified, then the
total L/R/C for a section is calculated by multiplying the
value of the Len subparameter by the value of the L, R, or C
subparameter. However, if a non-zero length section is
specified, the L and C for that section should be treated as
distributed elements.
Using The Subparameters to Describe Package Stub Sections:
A section description begins with the Len subparameter and ends with the slash (/) character. The value of the Len, L, \(R\), and \(C\) subparameters and the subparameter itself are separated by an equals sign (=); white space around the equals sign is optional. The Fork and Endfork subparameters are placed between section descriptions (i.e., between the concluding slash of one section and the 'Len' parameter that starts another). A particular section description can contain no data (i.e., the description is given as 'Len = 0 /').
Legal Subparameter Combinations for Section Descriptions:
A) A single Len = 0 subparameter, followed by a slash. This is used to describe a section with no data.
```

```
B) Len, and one or more of the L, R and C subparameters. If
the Len subparameter is given as zero, then the L/R/C
subparameters represent lumped elements. If the Len
subparameter is non-zero, then the L/R/C subparameters
represent distributed elements.
C) Single Fork or Endfork subparameter. Normally, a package
stub is described as several sections, with the Fork and
Endfork subparameters surrounding a group of sections in the
middle of the complete package stub description. However, it
is legal for the Fork/Endfork subparameters to appear at the
end of a section description. The package pin is connected to
the last section of a package stub description not surrounded
by a Fork/Endfork statements. See the examples below.
Package Stub Boundaries:
A package stub description starts at the connection to the die and ends at the point at which the package pin interfaces with the board or substrate the IC package is mounted on. Note that in the case of a component with through-hole pins, the package stub description should include only the portion of the pin not physically inserted into the board or socket. However, it is legal for a package stub description to include both the component and socket together if this is how the component is intended to be used.
```



```
A three-section package stub description that includes a bond wire (lumped inductance), a trace (treated as a transmission line with DC resistance), and a pin modeled as a lumped L/C element.
I
[Pin Numbers]
A1 Len=0 L=1.2n/Len=1.2 L=2.0n \(C=0.5 p R=0.05 / L e n=0 L=2.0 n C=1.0 p /\)
|
Pin A2 below has a section with no data
I
A2 Len=0 L=1.2n/ Len=0/ Len=1.2 L=2.0n \(C=0.5 p R=0.05 / L e n=0 L=2.0 n C=1.0 p /\) |
A section description using the Fork and Endfork subparameters. Note that | the indentation of the Fork and Endfork subparameters are for readability
| are not required.
|
A1 Len=0 L=2.3n / | bondwire
Len=1.2 L=1.0n C=2.5p / | first section
Fork | indicates the starting of a branch
Len=1.0 L=2.0n C=1.5p / | section
Endfork | ending of the branch
Len=0.5 L=1.0 C=2.5p/ | second section
Len=0.0 L=1.5n / | pin
```

```
| Here is an example where the Fork/Endfork subparameters are at the end of a
| package stub description.
|
B13 Len=0 L=2.3n / | bondwire
Len=1.2 L=1.0n C=2.5p / | first section
Len=0.5 L=1.0 C=2.5/ | second section, pin connects here
Fork | indicates the starting of a branch
Len=1.0 L=2.0n C=1.5p / | section
Endfork | ending of the branch
|
=====================================================================================
```




```
    Keywords: [Resistance Matrix], [Inductance Matrix], [Capacitance Matrix]
    Required: [Resistance Matrix] is optional. If it is not present, its
        entries are assumed to be zero. [Inductance Matrix] and
        [Capacitance Matrix] are required.
    Sub-Params: Banded_matrix, Sparse_matrix, or Full_matrix
Description: The subparameters mark the beginning of a matrix, and specify
    how the matrix data is formatted.
Usage Rules: For each matrix keyword, use only one of the subparameters.
    After each of these subparameters, insert the matrix data in
    the appropriate format. (These formats are described in
    detail below.)
Other Notes: The resistance, inductance, and capacitance matrices are also
        referred to as "RLC matrices" within this specification.
        When measuring the entries of the RLC matrices, either with
        laboratory equipment or field-solver software, currents are
        defined as ENTERING the pins of the package from the board
        (General Syntax Rule #11). The corresponding voltage drops
        are to be measured with the current pointing "in" to the "+"
        sign and "out" of the "-" sign.
```

```
|
|
```



```
|
|
|
```



```
[Resistance Matrix] Banded_matrix
[Inductance Matrix] Sparse_matrix
[Capacitance Matrix] Full_matrix
|
|=======================================================================================
|
| RLC MATRIX NOTES:
| For each [Resistance Matrix], [Inductance Matrix], or [Capacitance Matrix]
a different format can be used for the data. The choice of formats is
| provided to satisfy different simulation accuracy and speed requirements.
| Also, there are many packages in which the resistance matrix can have no
| coupling terms at all. In this case, the most concise format
(Banded matrix) can be used.
|
| There are two different ways to extract the coefficients that are reported
| in the capacitance and inductance matrices. For the purposes of this
| specification, the coefficients reported in the capacitance matrices shall
| be the 'electrostatic induction coefficients' or 'Maxwell's capacitances'.
| The Maxwell capacitance Kij is defined as the charge induced on conductor
| "j" when conductor "i" is held at l volt and all other conductors are held
| at zero volts. Note that Kij ( when i /= j) will be a negative number and
| should be entered as such. Likewise, for the inductance matrix the
coefficients for Lij are defined as the voltage induced on conductor "j"
| when conductor "i"'s current is changed by 1 amp/sec and all other
| conductors have no current change.
|
| One common aspect of all the different formats is that they exploit the
| symmetry of the matrices they describe. This means that the entries below
the main diagonal of the matrix are identical to the corresponding entries
above the main diagonal. Therefore, only roughly one-half of the matrix
needs to be described. By convention, the main diagonal and the UPPER half
of the matrix are provided.
In the following text, we use the notation [I, J] to refer to the entry in
row I and column J of the matrix. Note that I and J are allowed to be
alphanumeric strings as well as integers. An ordering of these strings is
defined in the [Pin Numbers] section. In the following text, "Row 1" means
the row corresponding to the first pin.
Also note that the numeric entries of the RLC matrices are standard IBIS
floating point numbers. As such, it is permissible to use multiplier
"suffix" notation. Thus, an entry of the C matrix could be given as
1.23e-12 or as 1.23p or 1.23pF.
```

```
Full_matrix:
| When the Full_matrix format is used, the couplings between every pair of
| elements is specified explicitly. Assume that the matrix has N rows and N
| columns. The Full_matrix is specified one row at a time, starting with
| Row 1 and continuing down to Row N.
| Each new row is identified with the Row keyword.
|
|===================================================================================
```


## Keyword: [Row]

```
Required: Yes
Description: Indicates the beginning of a new row of the matrix.
Usage Rules: The argument must be one of the pin names listed under the
| [Pin Numbers] keyword.
---------------------------------------------------------------------------------------
[Row]
3
|
|======================================================================================
Following a [Row] keyword is a block of numbers that represent the entries
| for that row. Suppose that the current row is number M. Then the first
| number listed is the diagonal entry, [M,M]. Following this number are the
entries of the upper half of the matrix that belong to row M: [M, M+1],
[M, M+2], ... up to [M,N].
For even a modest-sized package, this data will not all fit on one line.
You can break the data up with new-line characters so that the 120
character line length limit is observed.
|
An example: suppose the package has 40 pins and that we are currently
working on Row 19. There is 1 diagonal entry, plus 40 - 19 = 21 entries in
the upper half of the matrix to be specified, for 22 entries total. The
data might be formatted as follows:
|
[Row] 19
llllllll
9e-11 8e-11 7e-11 6e-11 5e-11 4e-11
|
In the above example, the entry 5.67e-9 is on the diagonal of row 19.
Observe that Row 1 always has the most entries, and that each successive row
has one fewer entry than the last; the last row always has just a single
entry.
Banded_matrix:
|
| A Banded_matrix is one whose entries are guaranteed to be zero if they are
| farther away from the main diagonal than a certain distance, known as the
"bandwidth." Let the matrix size be N x M, and let the bandwidth be B.
An entry [I,J] of the matrix is zero if:
| I - J | > B
where |.| denotes the absolute value.
```

```
The Banded matrix is used to specify the coupling effects up to B pins on
either sid\overline{e}. Two variations are supported. One allows for the coupling to
circle back on itself. This is technically a simple form of a bordered
| block diagonal matrix. However, its data can be completely specified in
terms of a Banded_matrix for an N x M matrix consisting of N rows and
M = N + B columns. The second variation is just in terms of an N x N matrix
where no circle back coupling needs to be specified.
The bandwidth for a Banded_matrix must be specified using the [Bandwidth]
keyword:
|
|======================================================================================
```


## Keyword: [Bandwidth]

```
Required: Yes (for Banded_matrix matrices only)
Description: Indicates the bandwidth of the matrix.
| Usage Rules: The bandwidth field must be a non-negative integer. This keyword must occur after the [Resistance Matrix], etc., keywords, and before the matrix data is given.
```

$\qquad$

```
[Bandwidth] 10
|
|=====================================================================================
| Specify the banded matrix one row at a time, starting with row 1 and working
| up to higher rows. Mark each row with the [Row] keyword, as above. As
| before, symmetry is exploited: do not provide entries below the main
| diagonal.
|
| For the case where coupling can circle back on itself, consider a matrix of
| N pins organized into N rows 1 ... N and M columns 1 ... N, 1 ... B. The
| first row only needs to specify the entries [1,1] through [1,1+B] since all
| other entries are guaranteed to be zero. The second row will need to
| specify the entries [2,2] through [2,2+B], and so on. For row K the
| entries [K,K] through [K,K+B] are given when K + B is less than or equal to
| the size of the matrix N. When K + B exceeds N, the entries in the last
| columns 1 ... B specify the coupling to the first rows. For row K, the
| entries [K,K] ... [K,N] [K,1] ... [K,R] are given where R =
| mod(K + B - 1, N) + 1. All rows will contain B + 1 entries. To avoid
| redundant entries, the bandwidth is limited to B <= int((N - 1) / 2).
| For the case where coupling does not circle back on itself, the process is
| modified. Only N columns need to be considered. When K + B finally exceeds
| the size of the matrix N, the number of entries in each row starts to
| decrease; the last row (row N) has only 1 entry. This construction
| constrains the bandwidth to B < N.
| As in the Full_matrix, if all the entries for a particular row do not fit
| into a single 120-character line, the entries can be broken across several
| lines.
|
| It is possible to use a bandwidth of 0 to specify a diagonal matrix (a
| matrix with no coupling terms.) This is sometimes useful for resistance
| matrices.
```

```
Sparse matrix:
|
A Sparse matrix is expected to consist mostly of zero-valued entries, except
for a few nonzeros. Unlike the Banded_matrix, there is no restriction on
where the nonzero entries can occur. This feature is useful in certain
situations, such as for Pin Grid Arrays (PGAs).
```



```
| As usual, symmetry can be exploited to reduce the amount of data by
| eliminating from the matrix any entries below the main diagonal.
|
| An N x N Sparse_matrix is specified one row at a time, starting with row 1
| and continuing down to row N. Each new row is marked with the [Row]
keyword, as in the other matrix formats.
|
| Data for the entries of a row is given in a slightly different format,
| however. For the entry [I, J] of a row, it is necessary to explicitly list
| the name of pin J before the value of the entry is given. This
specification serves to indicate to the parser where the entry is put into
the matrix.
The proper location is not otherwise obvious because of the lack of
restrictions on where nonzeros can occur. Each (Index, Value) pair is
listed upon a separate line. An example follows. Suppose that row 10 has
nonzero entries [10,10], [10,11], [10,15], and [10,25]. The following row
| data would be provided:
|
[Row] 10
Index Value
10 5.7e-9
11 1.1e-9
15 1.1e-9
25 1.1e-9
|
| Note that each of the column indices listed for any row must be greater than
or equal to the row index, because they always come from the upper half of
the matrix. When alphanumeric pin names are used, special care must be
| taken to ensure that the ordering defined in the [Pin Numbers] section is
| observed.
```



```
With this convention, please note that the Nth row of an N x N matrix has
| just a single entry (the diagonal entry).
|
|======================================================================================
```

```
=====================================================================================
| Keyword: [End Package Model]
| Required: Yes
Description: Marks the end of a package model description.
| Usage Rules: This keyword must come at the end of each complete package
    model description.
    Optionally, add a comment after the [End Package Model]
    keyword to clarify which package model has just ended. For
    example,
    [Define Package Model] My_Model
    |
    | ... content of model ...
    |
    [End Package Model] | end of My_Model
[End Package Model]
|
```



```
|====================================================================================
|
| Package Model Example
| The following is an example of a package model file following the
package modeling specifications. For the sake of brevity, an 8-pin package
has been described. For purposes of illustration, each of the matrices is
specified using a different format.
|
|=======================================================================================
|
[IBIS Ver] 5.0
[File Name] example.pkg
[File Rev] 0.1
[Date] August 29, 2008
[Source] Quality Semiconductors. Data derived from Helmholtz Inc.'s
    field solver using 3-D Autocad model from Acme Packaging.
[Notes] Example of couplings in packaging
[Disclaimer] The models given below may not represent any physically
    realizable 8-pin package. They are provided solely for the
    purpose of illustrating the .pkg file format.
|
| ======================================================================================
|
[Define Package Model] QS-SMT-cer-8-pin-pkgs
[Manufacturer] Quality Semiconductors Ltd.
[OEM] Acme Package Co.
[Description] 8-Pin ceramic SMT package
[Number Of Pins] 8
|
[Pin Numbers]
1
2
3
4
5
6
7
8
|
[Model Data]
|
| The resistance matrix for this package has no coupling
|
[Resistance Matrix] Banded_matrix
[Bandwidth] 0
[Row] 1
10.0
[Row] 2
15.0
[Row] 3
15.0
[Row] 4
10.0
[Row] 5
10.0
```



```
[Row] 5
5 1.73542e-10
6 -3.38247e-11
[Row] 6
6 1.86833e-10
7 -3.27226e-11
[Row] 7
7 1.86833e-10
8 -3.38247e-11
[Row] 8
8 1.73542e-10
|
[End Model Data]
[End Package Model]
|
```






```
|
    E L E C T R I C A L
    B O A R D
    D E S C R I P T I O N
```




```
A "board level component" is the generic term to be used to describe a
printed circuit board (PCB) or substrate which can contain components or
| even other boards, and which can connect to another board through a set of
| user visible pins. The electrical connectivity of such a board level
| component is referred to as an "Electrical Board Description". For example,
| a SIMM module is a board level component that is used to attach several DRAM
components on the PCB to another board through edge connector pins. An
electrical board description file (a .ebd file) is defined to describe the
connections of a board level component between the board pins and its
components on the board.
A fundamental assumption regarding the electrical board description is that
the inductance and capacitance parameters listed in the file are derived
with respect to well-defined reference plane(s) within the board. Also,
this current description does not allow one to describe electrical
(inductive or capacitive) coupling between paths. It is recommended that if
coupling is an issue, then an electrical description be extracted from the
physical parameters of the board.
What is, and is not, included in an Electrical Board Description is defined
by its boundaries. For the definition of the boundaries, see the
Description section under the [Path Description] Keyword.
USAGE RULES:
A .ebd file is intended to be a stand-alone file, not referenced by or
or included in any .ibs or .pkg file. Electrical Board Descriptions are
stored in a file whose name looks like <filename>.ebd, where <filename> must
conform to the naming rules given in the General Syntax Section of this
specification. The .ebd extension is mandatory.
CONTENTS:
A .ebd file is structured similar to a standard IBIS file. It must contain
the following keywords, as defined in the IBIS specification: [IBIS Ver],
[File Name], [File Rev], and [End]. It may also contain the following
optional keywords: [Comment Char], [Date], [Source], [Notes], [Disclaimer],
and [Copyright]. The actual board description is contained between the
keywords [Begin Board Description] and [End Board Description], and includes
the keywords listed below:
```

```
| [Begin Board Description]
| [Manufacturer]
| [Number Of Pins]
| [Pin List]
| [Path Description]
| [Reference Designator Map]
| [End Board Description]
|
More than one [Begin Board Description]/[End Board Description] keyword pair
is allowed in a .ebd file.
|
|=====================================================================================
| Keyword: [Begin Board Description]
| Required: Yes
| Description: Marks the beginning of an Electrical Board Description.
Usage Rules: The keyword is followed by the name of the board level
    component. If the .ebd file contains more than one [Begin
    Board Description] keyword, then each name must be unique.
    The length of the component name must not exceed 40 characters
    in length, and blank characters are allowed. For every
    [Begin Board Description] keyword there must be a matching
    [End Board Description] keyword.
|------------------------------------------------------------------------------------
[Begin Board Description] 16Meg X 8 SIMM Module
|
|=====================================================================================
| Keyword: [Manufacturer]
| Required: Yes
Description: Declares the manufacturer of the components(s) that use this
| .ebd file.
| Usage Rules: Following the keyword is the manufacturer's name. It must not
    exceed 40 characters, and can include blank characters. Each
    manufacturer must use a consistent name in all .ebd files.
|-----------------------------------------------------------------------------------------
[Manufacturer] Quality SIMM Corp.
|
|==================================================================================
Me.lormord: [Number Of Pins]
```

```
====================================================================================
```


## Keyword: [Pin List]

```
Required: Yes
Description: Tells the parser the pin names of the user accessible pins. It also informs the parser which pins are connected to power and ground.
Sub-Params: signal name
Usage Rules: Following the [Pin List] keyword are two columns. The first column lists the pin name while the second lists the data book name of the signal connected to that pin. There must be as many pin_name/signal_name rows as there are pins given by the preceding [Number Of Pins] keyword. Pin names must be the alphanumeric external pin names of the part. The pin names cannot exceed eight characters in length. Any pin associated with a signal name that begins with "GND" or "POWER" will be interpreted as connecting to the boards ground or power plane. In addition, \(N C\) is a legal signal name and indicates that the Pin is a 'no connect'. As per the IBIS standard "GND", "POWER" and "NC" are case insensitive.
```

```
    A SIMM Board Example:
```

    A SIMM Board Example:
    |
[Pin List] signal name
A1 GND
A2 data1
A3 data2
A4 POWER5 | This pin connects to 5 V
A5 NC | a no connect pin
|.
|.
A22 POWER3.3 | This pin connects to 3.3 V
B1 casa
| .
|.
letc.
|
|===================================================================================

```

\section*{Keyword: [Path Description]}
```

Required: Yes
Description: This keyword allows the user to describe the connection between the user accessible pins of a board level component and other pins or pins of the ICs mounted on that board. Each pin to node connection is divided into one or more cascaded "sections", where each section is described in terms of its L/R/C per unit length. The Fork and Endfork subparameters allow the path to branch to multiple nodes, or another pin. A path description is required for each pin whose signal name is not "GND", "POWER" or "NC".

```
Board Description and IC Boundaries:
In any system, each board level component interfaces with
another board level component at some boundary. Every
electrical board description must contain the components
necessary to represent the behavior of the board level
component being described within its boundaries. The boundary
definition depends upon the board level component being
```

C The capacitance to ground of a section, in terms of farads/unit length.
$R \quad$ The series $D C$ (ohmic) resistance of a section, in terms of ohms/unit length.
Topology Description Subparameters:
The Fork and Endfork subparameters denote branches from the main pin-to-node or pin-to-pin connection path. The Node subparameter is used to reference the pin of a component or board as defined in a .ibs or .ebd file. The Pin subparameter is used to indicate the point at which a path connects to a user visible pin.
Fork This subparameter indicates that the sections following (up to the Endfork subparameter) are part of a branch off of the main connection path. This subparameter has no arguments.
Endfork This subparameter indicates the end point of a branch. For every Fork subparameter there must be a corresponding Endfork subparameter. As with the Fork subparameter, the Endfork subparameter has no arguments. The Fork and Endfork parameters must appear on separate lines.
Node reference_designator.pin
This subparameter is used when the connection path connects to a pin of another, externally defined component. The arguments of the Node subparameter indicate the pin and reference designator of the external component. The pin and reference designator portions of the argument are separated by a period ("."). The reference designator is mapped to an external component description (another .ebd file or .ibs file) by the [Reference Designator Map] Keyword. Note that a Node MUST reference a model of a passive or active component. A Node is not an arbitrary connection point between two elements or paths.
Pin This subparameter is used to mark the point at which a path description connects to a user accessible pin. Every path description must contain at least one occurrence of the Pin subparameter. It may also contain the reserved word NC. The value of the Pin subparameter must be one of the pin names listed in the [Pin List] section.
Note: The reserved word NC can also be used in path descriptions in a similar manner as the subparameters in order to terminate paths. This usage is optional.
Using The Subparameters to Describe Paths:
A section description begins with the Len subparameter and ends with the slash (/) character. The value of the Len, L, R, and C subparameters and the subparameter itself are separated by an equals sign (=); white space around the equals sign is optional. The Fork, Endfork, Node and Pin subparameters are placed between section descriptions (i.e.,

```
```

between the concluding slash of one section and the 'Len' parameters that starts another). The arguments of the Pin and Node subparameter are separated by white space.
Specifying a Len or L/R/C value of zero is allowed. If Len $=0$ is specified, then the L/R/C values are the total for that section. If a non-zero length is specified, then the total $L / R / C$ for a section is calculated by multiplying the value of the Len subparameter by the value of the $L, R$, or $C$ subparameter. However, as noted below, if a non-zero length is specified, that section MUST be interpreted as distributed elements.
Legal Subparameter Combinations for Section Descriptions:
A) Len, and one or more of the $L, R$ and $C$ subparameters. If the Len subparameter is given as zero, then the L/R/C subparameters represent lumped elements. If the Len subparameter is non-zero, then the L/R/C subparameters represent distributed elements and both $L$ and $C$ must be specified, $R$ is optional. The segment Len ..../ must not be split; the whole segment must be on one line.
B) The first subparameter following the [Path Description] keyword must be 'Pin', followed by one or more section descriptions. The path description can terminate in a Node, another pin or the reserved word, NC. However, NC may be optionally omitted.
Dealing With Series Elements:
A discrete series $R$ or $L$ component can be included in a path description by defining a section with Len=0 and the proper $R$ or L value. A discrete series component can also be included in a path description by writing two back to back node statements that reference the same component (see the example below). Note that both ends of a discrete, two terminal component MUST be contained in a single [Path Description]. Connecting two separate [Path Description]s with a series component is not allowed.

```
```

    An Example Path For a SIMM Module:
    |
[Path Description] CAS_2
Pin J25
Len = 0.5 L=8.35n C=3.34p R=0.01 /
Node u21.15
Len = 0.5 L=8.35n C=3.34p R=0.01 /
Node u22.15
Len = 0.5 L=8.35n C=3.34p R=0.01 /
Node u23.15

```
Len \(=1.0 \mathrm{~L}=6.0 \mathrm{n} \mathrm{C}=2.0 \mathrm{p} /\)
Len \(=1.0 \mathrm{~L}=6.0 \mathrm{n} \mathrm{C}=2.0 \mathrm{p} /\)
Pin A5
Pin A5
|
|
```

| A Description Including a Discrete Series Element:
|
[Path Description] sig1
Pin B27
Len = 0 L=1.6n /
Len = 1.5 L=6.0n C=2.0p /
Node R2.1
Node R2.2
Len = 0.25 L=6.0n C=2.0p /
Node U25.6
*)
Keyword: [Reference Designator Map]
Required: Yes, if any of the path descriptions use the Node subparameter
Description: Maps a reference designator to a component or electrical board
description contained in an .ibs or .ebd file.
Usage Rules: The [Reference Designator Map] keyword must be followed by a
list of all of the reference designators called out by the
Node subparameters used in the various path descriptions.
Each reference designator is followed by the name of the .ibs
or .ebd file containing the electrical description of the
component or board, then the name of the component itself as
given by the .ibs or .ebd file's [Component] or [Begin Board
Description] keyword respectively. The reference designator,
file name and component name terms are separated by white
space. By default the .ibs or .ebd files are assumed to exist
in the same directory as the calling .ebd file. It is legal
for a reference designator to point to a component that is
contained in the calling .ebd file.
The reference designator is limited to ten characters.
|--------------------------------------------------------------------------------------
[Reference Designator Map]
|
External Part References:
|
Ref Des File name Component name
u23 pp100.ibs Pentium(R)__Pro_Processor
u24 simm.ebd 16Meg X 36 SIMM Module
u25 ls244.ibs National 74LS244a
u26 r10K.ibs My_10K_Pullup
|

```

```

=====================================================================================
| Keyword: [End Board Description]
| Required: Yes
Description: Marks the end of an Electrical Interconnect Description.
| Usage Rules: This keyword must come at the end of each complete electrical
interconnect model description.
Optionally, a comment may be added after the [End Electrical
Description] keyword to clarify which board model has
ended.
|------------------------------------------------------------------------------------
[End Board Description] | End: 16Meg X 8 SIMM Module
|
|=======================================================================================
| Keyword: [End]
| Required: Yes


| Description: Defines the end of the .ibs, .pkg, or .ebd file. |
| :-- |

[End]
|
|=========================================================================================

```




\section*{Section 9}
```

|
| NOTES ON D A TA DERIVAT I ON M N T HO D
I

```


```

This section explains how data values are derived. It describes certain
| assumed parameter and table extraction conditions if they are not explicitly
| specified. It also describes the allocation of data into the "typ", "min",
| and "max" columns under variations of voltage, temperature, and process.
| The required "typ" column for all data represents typical operating
| conditions. For most [Model] keyword data, the "min" column describes slow,
| weak performance, and the "max" column describes the fast, strong
| performance. It is permissible to use slow, weak components or models to
| derive the data for the "min" column, and to use fast, strong components or
| models to derive the data in the "max" columns under the corresponding
| voltage and temperature derating conditions for these columns. It is also
| permissible to use typical components or models derated by voltage and
| temperature and optionally apply proprietary "X%" and "Y%" factors described
| later for further derating. This methodology has the nice feature that the
| data can be derived either from semiconductor vendor proprietary models, or
| typical component measurement over temperature/voltage.
|
| The voltage and temperature keywords and optionally the process models
| control the conditions that define the "typ", "min", and "max" column
| entries for all I-V table keywords [Pulldown], [Pullup], [GND Clamp], and
| [POWER Clamp]; all [Ramp] subparameters dV/dt_r and dV/dt_f; and all
| waveform table keywords and subparameters [Rising Waveform], [Falling
| Waveform], V_fixture, V_fixture_min, and V_fixture_max.
The voltage keywords that control the voltage conditions are [Voltage
Range], [Pulldown Reference], [Pullup Reference], [GND Clamp Reference], and
[POWER Clamp Reference]. The entries in the "min" columns contain the
| smallest magnitude voltages, and the entries in the "max" columns contain
the largest magnitude voltages.
The optional [Temperature Range] keyword will contain the temperature which
| causes or amplifies the slow, weak conditions in the "min" column and the
temperature which causes or amplifies the fast, strong conditions in the
| "max" column. Therefore, the "min" column for [Temperature Range] will
contain the lowest value for bipolar models (TTL and ECL) and the highest
| value for CMOS models. Default values described later are assumed if
| temperature is not specified.
|
The "min" and "max" columns for all remaining keywords and subparameters
will contain the smallest and largest magnitude values. This applies to the
[Model] subparameter C_comp as well even if the correlation to the voltage,
temperature, and process variations are known because information about such
correlation is not available in all cases.
|
C_comp is considered an independent variable. This is because C_comp
includes bonding pad capacitance, which does not necessarily track

```
fabrication process variations. The conservative approach to using IBIS data will associate large C_comp values with slow, weak models, and the small C_comp values with fast, strong models.

The default temperatures under which all I-V tables are extracted are provided below. The same defaults also are stated for the [Ramp] subparameters, but they also apply for the waveform keywords.

The stated voltage ranges for \(I-V\) tables cover the most common, single supply cases. When multiple supplies are specified, the voltages shall extend similarly to values that handle practical extremes in reflected wave simulations.

For the [Ramp] subparameters, the default test load and voltages are provided. However, the test load can be entered directly by the R_load subparameter. The allowable test loads and voltages for the waveform keywords are stated by required and optional subparameters; no defaults are needed. Even with waveform keywords, the [Ramp] keyword continues to be required so that the IBIS model remains functional in situations which do not support waveform processing.

The following discussion lists test details and default conditions.

\section*{1) I-V Tables:}

I-V tables for CMOS models: typ = typical voltage, typical temp deg C, typical process min \(=\) minimum voltage, max temp deg \(C\), typical process, minus "Xo" max \(=\) maximum voltage, min temp deg \(C\), typical process, plus "X\%"

I-V tables for bipolar models:
typ = typical voltage, typical temp deg C, typical process min \(=\) minimum voltage, min temp deg C, typical process, minus "X\%" max = maximum voltage, max temp deg C, typical process, plus "X\%"

Nominal, min, and max temperature are specified by the semiconductor vendor. The default range is \(50 \mathrm{deg} C\) nom, \(0 \mathrm{deg} C \mathrm{~min}\), and 100 deg C max temperatures.

X\% should be statistically determined by the semiconductor vendor based on numerous fab lots, test chips, process controls, etc.. The value of \(X\) need not be published in the IBIS file, and may decrease over time as data on the I/O buffers and silicon process increases.

Temperatures are junction temperatures.

\section*{2) Voltage Ranges:}

Points for each table must span the voltages listed below:
\begin{tabular}{lll} 
Table & Low Voltage & High Voltage \\
---------- & ---------- & ----------- \\
[Pulldown] & GND - POWER & POWER + POWER \\
[Pullup] & GND - POWER & POWER + POWER \\
[GND Clamp] & GND - POWER & GND + POWER \\
[POWER Clamp] & POWER & POWER + POWER \\
[Series Current] & GND - POWER & GND + POWER \\
[Series MOSFET] & GND & GND + POWER
\end{tabular}
```

|

## 3) Ramp Rates:

```
The following steps assume that the default load resistance of 50 ohms is used. There may be models that will not drive a load of only 50 ohms into any useful level of dynamics. In these cases, use the semiconductor vendor's suggested (nonreactive) load and add the load subparameter to the [Ramp] specification.
The ramp rate does not include packaging but does include the effects of the C_comp parameter; it is the intrinsic output stage rise and fall time only.
The ramp rates (listed in AC characteristics below) should be derived as follows:
a. If starting with the silicon model, remove all packaging. If starting with a packaged model, perform the measurements as outlined below. Then use whatever techniques are appropriate to derive the actual, unloaded rise and fall times.
b. If: The Model_type is one of the following: Output, I/O, or 3-state (not open or ECL types);
Then: Attach a 50 ohm resistor to GND to derive the rising edge ramp. Attach a 50 ohm resistor to POWER to derive the falling edge ramp.
If: The Model_type is Output_ECL, I/O_ECL, 3-state_ECL;
Then: Attāch a 50 ohm resistor to the termination voltage (Vterm \(=\) VCC - 2 V ). Use this load to derive both the rising and falling edges.
If: The Model_type is either an Open_sink type or Open_drain type; Then: Attāch either a 50 ohm resístor or the semiconductor vendor suggested termination resistance to either POWER or the suggested termination voltage. Use this load to derive both the rising and falling edges.
```

```
If: The Model_type is an Open_source type;
            Then: Att\overline{a}ch either a 50 \overline{ohm resistor or the semiconductor vendor}
                suggested termination resistance to either GND or the
                suggested termination voltage. Use this load to derive both
                the rising and falling edges.
c. Due to the resistor, output swings will not make a full transition as expected. However the pertinent data can still be collected as follows:
1) Determine the \(20 \%\) to \(80 \%\) voltages of the 50 ohm swing.
2) Measure this voltage change as "dV".
3) Measure the amount of time required to make this swing "dt".
d. Post the value as a ratio "dV/dt". The simulator extrapolates this value to span the required voltage swing range in the final model.
e. Typ, Min, and Max must all be posted, and are derived at the same extremes as the I-V tables, which are:
Ramp rates for CMOS models:
typ = typical voltage, typical temp deg \(C\), typical process
min \(=\) minimum voltage, max temp deg C, typical process, minus "Y\%"
\(\max =\) maximum voltage, min temp deg C, typical process, plus "Y\%"
Ramp rates for bipolar models:
typ = typical voltage, typical temp deg \(C\), typical process
min \(=\) minimum voltage, min temp deg \(C\), typical process, minus "Y\%"
\(\max =\) maximum voltage, max temp deg C, typical process, plus "Y\%"
where nominal, min, and max temp are specified by the semiconductor vendor. The preferred range is \(50 \mathrm{deg} C\) nom, \(0 \mathrm{deg} C \mathrm{~min}\), and 100 deg \(C\) max temperatures.
Note that the derate factor, "Y\%", may be different than that used for the I-V table data. This factor is similar to the X \% factor described above. As in the case of \(I-V\) tables, temperatures are junction temperatures.
f. During the I-V measurements, the driving waveform should have a rise/fall time fast enough to avoid thermal feedback. The specific choice of sweep time is left to the modeling engineer.
```


## 4) Transit Time Extractions:

```
The transit time parameter is indirectly derived to be the value that produces the same effect as that extracted by the reference measurement or reference simulation.
The test circuit consists of the following:
a) A pulse source ( 10 ohms, 1 ns at full duration ramp) or equivalent and transitioning between Vcc and 0 V,
b) A 50 ohm, 1 ns long trace or transmission line,
c) A 500 ohm termination to the ground clamp reference voltage for TTgnd extraction and to the power clamp reference voltage for TTpower extraction (to provide a convenient, minimum loading 450 ohm - 50 ohm divider for high-speed sampling equipment observation of the component denoted as the device under test), and
d) The device under test (DUT).
```


## 5) Series MOSFET Table Extractions:

An extraction circuit is set up according to the figure below. The switch is configured into the 'On' state. This assumes that the Vcc voltage will be applied to the gate by internal logic. Designate one pin of the switch as the source node, and the other pin as the drain node. The Table Currents designated as Ids are derived directly as a function of the Vs voltage at the source node as Vs is varied from 0 to Vcc. This voltage is entered as a Vgs value as a consequence of the relationship Vtable $=$ Vgs $=$ Vcc - Vs. Vds is held constant by having a fixed voltage Vds between the drain and source nodes. Note, Vds > 0 V. The current flowing into the drain is tabulated in the table for the corresponding Vs points.

```
|
|
```




```
|==================================================================================
| =====================================================================================
|
| N O T E S O N
A L GORI T HM I CMODE L I NGG INT E R FAC E
|
|
|=======================================================================================
| ====================================================================================
INTRODUCTION:
This section is organized as an interface and programming guide for
writing the executable code to be interfaced by the [Algorithmic Model]
keyword described in Section 6c. Section 10 is structured as a reference
document for the software engineer.
TABLE OF CONTENTS
|
1 OVERVIEW
2 APPLICATION SCENARIOS
    2.1 Linear, Time-invariant equalization Model
    2.2 Nonlinear, and / or Time-variant equalization Model
    2.3 Reference system analysis flow
    3 FUNCTION SIGNATURES
        3.1 AMI_Init
        3.1.1 Declaration
            3.1.2 Arguments
                    3.1.1 impulse matrix
                    3.1.2 row size
                3.1.3 aggressors
                3.1.4 sample_interval
                3.1.5 bit time
                3.1.6 AMI_parameters (_in and _out)
                3.1.7 AMI_memory_handle
                3.1.8 msg
        3.1.3 Return Value
        3.2 AMI GetWave
            3.2.1 Declaration
            3.2.2 Arguments
            3.2.10 wave
            3.2.11 wave size
            3.2.12 cloc\overline{k}times
            3.2.13 AMI memory
            3.2.3 Return Value
        3.3 AMI_Close
        3.3.1 Declaration
        3.3.2 Arguments
        3.3.3 Return Value
            3.3.13 AMI_memory
    4 CODE SEGMENT EXAMPLES
```

```
=====================================================================================
1 OVERVIEW
    The algorithmic model of a Serializer-Deserializer (SERDES) transmitter or
    receiver consists of three functions: 'AMI_Init', 'AMI_GetWave' and
    'AMI_Close'. The interfaces to these func\overline{tions are designed to support}
three different phases of the simulation process: initialization,
simulation of a segment of time, and termination of the simulation.
These functions (`AMI_Init', 'AMI_GetWave' and 'AMI_Close') should all be
supplied in a single shared library, and their names and signatures must be
as described in this section. If they are not supplied in the shared
library named by the Executable sub-parameter, then they shall be ignored.
This is acceptable so long as
    1. The entire functionality of the model is supplied in the shared
        library.
    2. All termination actions required by the model are included in the
        shared library.
    The three functions can be included in the shared object library in one of
    the three following combinations:
    Case 1: Shared library has AMI_Init, AMI_Getwave and AMI_Close.
    Case 2: shared library has AMI_Init and A}MMI_Close.
    Case 3: Shared library has only AMI_Init.
Please note that the function 'AMI_Init' is always required.
The interfaces to these functions are defined from three different
perspectives. In addition to specifying the signature of the functions to
provide a software coding perspective, anticipated application scenarios
provide a functional and dynamic execution perspective, and a specification
of the software infrastructure provides a software architecture
perspective. Each of these perspectives is required to obtain
interoperable software models.
```


## 2 APPLICATION SCENARIOS

### 2.1 Linear, Time-invariant Equalization Model

```
1. From the system netlist, the EDA platform determines that a given [Model] is described by an IBIS file.
2. From the IBIS file, the EDA platform determines that the [Model] is described at least in part by an algorithmic model, and that the AMI_Init function of that model returns an impulse response for that [Model].
3. The EDA platform loads the shared library containing the algorithmic model, and obtains the addresses of the AMI_Init, AMI_GetWave, and AMI_Close functions.
4. The EDA platform assembles the arguments for AMI_Init. These arguments
```

10. The EDA platform terminates execution.

### 2.2 Nonlinear, and / or Time-variant Equalization Model

1. From the system netlist, the EDA platform determines that a given block is described by an IBIS file.
2. From the IBIS file, the EDA platform determines that the block is described at least in part by an algorithmic model.
3. The EDA platform loads the shared library or shared object file containing the algorithmic model, and obtains the addresses of the AMI_Init, AMI_GetWave, and AMI_Close functions.
4. The EDA platform assembles the arguments for AMI_Init. These arguments include the impulse response of the channel driving the block, a handle for the dynamic memory used by the block, the parameters for configuring the block, and optionally the impulse responses of any crosstalk interferers.
5. The EDA platform calls AMI_Init with the arguments previously prepared.
6. AMI_Init parses the configuration parameters, allocates dynamic memory and places the address of the start of the dynamic memory in the memory handle. AMI_Init may also compute the impulse response of the block and pass the modified impulse response to the EDA tool. The new impulse response is expected to represent the filtered response.
7. A long time simulation may be broken up into multiple time segments. For each time segment, the EDA platform computes the input waveform to the [Model] for that time segment. For example, if a million bits are to be run, there can be 1000 segments of 1000 bits each, i.e. one time segment comprises 1000 bits.
8. For each time segment, the EDA platform calls the AMI_GetWave function, giving it the input waveform and the address in the dynamic memory handle for the block.
9. The AMI_GetWave function computes the output waveform for the block. In the case of a transmitter, this is the Input voltage to the receiver. In the case of the receiver, this is the voltage waveform at the decision point of the receiver.
10. The EDA platform uses the output of the receiver AMI_GetWave function to complete the simulation/analysis.
11. Before exiting, the EDA platform calls AMI_Close, giving it the address in the memory handle for the block.
12. AMI_Close de-allocates the dynamic memory for the block and performs whā̄ever other clean-up actions are required.
13. The EDA platform terminates execution.

### 2.3 Reference system analysis flow

System simulations will commonly involve both $T X$ and RX algorithmic models, each of which may perform filtering in the AMI_Init call, the AMI_Getwave call, or both. Since both LTI and non-LTI behavior can be modeled with algorithmic models, the manner in which models are evaluated can affect simulation results. The following steps are defined as the reference simulation flow. Other methods of calling models and processing results may be employed, but the final simulation waveforms are expected to match the waveforms produced by the reference simulation flow.

The steps in this flow are chained, with the input to each step being the output of the step that preceded it.

Step 1. The simulation platform obtains the impulse response for the analog channel. This represents the combined impulse response of the transmitter's analog output, the channel and the receiver's analog front end. This impulse response represents the transmitter's output characteristics without filtering, for example, equalization.

Step 2. The output of Step 1 is presented to the TX model's AMI_Init call. If Use_Init_Output for the TX model is set to True, the impulse response returned by the TX AMI_Init call is passed onto Step 3. If Use_Init_Output for the $T X$ model is set to False, the same impulse rēsponse passed into Step 2 is passed on to step 3.

```
Step 3. The output of Step 2 is presented to the RX model's AMI_Init
    call. If Use Init Output for the RX model is set to Trūe, the
    impulse response returned by the RX AMI_Init call is passed
    onto Step 4. If Use Init Output for the RX model is set to
    False, the same impulse response passed into Step 3 is passed
    on to step 4.
Step 4. The simulation platform takes the output of step 3 and combines
        (for example by convolution) the input bitstream and a unit
        pulse to produce an analog waveform.
Step 5. The output of step 4 is presented to the TX model's AMI_Getwave
    call. If the TX model does not include an AMI Getwave c\overline{call,}
    this step is a pass-through step, and the input to step 5 is
    passed directly to step 6.
Step 6. The output of step 5 is presented to the RX model's AMI_Getwave
    call. If the RX model does not include an AMI Getwave call,
    this step is a pass-through step, and the input to step 6 is
    passed directly to step 7.
Step 7. The output of step 6 becomes the simulation waveform output at
    the RX decision point, which may be post-processed by the
    simulation tool.
Steps 4 though 7 can be called once or can be called multiple times to
process the full analog waveform. Splitting up the full analog waveform
into mulitple calls minimized the memory requirement when doing long
simulations, and allows AMI Getwave to return model status every so many
bits. Once all blocks of the input waveform have been processed, TX
AMI_Close and RX AMI_close are called to perform any final processing
and release allocated memory.
```


## 3 FUNCTION SIGNATURES

### 3.1 AMI_Init

### 3.1.1 Declaration

```
long AMI_Init (double *impulse_matrix,
        long row_size,
        long aggressors,
        double sample_interval,
        double bit_time,
        char *AMI_parameters_in,
        char **AMI_parameters
        void **AMI_memory_handle,
        char **msg)
```


### 3.1.2 Arguments

### 3.1.2.1 impulse_matrix

'impulse_matrix' is the channel impulse response matrix. The impulse values are in volts and are uniformly spaced in time. The sample spacing is given by the parameter 'sample_interval'.

The impulse_matrix is stored in a single dimensional array of floating point numbers which is formed by concatenating the columns of the impulse response matrix, starting with the first column and ending with the last column. The matrix elements can be retrieved/identified using
impulse_matrix[idx] = element (row, col)
idx = col * number_of_rows + row
row - row index , ranges from 0 to row_size-1
col - column index, ranges from 0 to ağgressors
The first column of the impulse_matrix is the impulse response for the primary channel. The rest are the impulse responses from aggressor drivers to the victim receiver.

The AMI_Init function may return a modified impulse response by modifying the first column of impulse_matrix. If the impulse response is modified, the new impulse response is expected to represent the filtered response. The number of items in the matrix should remain unchanged.

The aggressor columns of the matrix should not be modified.
3.1.2.2 row_size

The number of rows in the impulse_matrix.

### 3.1.2.3 aggressors

The number of aggressors in the impulse_matrix.

### 3.1.2.4 sample_interval

This is the sampling interval of the impulse matrix. Sample_interval is
usually a fraction of the highest data rate (lowest bit_time) of the
device. Example:
Sample_interval = (lowest_bit_time/64)
3.1.2.5 bit_time
The bit time or unit interval (UI) of the current data, e.g., 100 ps, 200
ps etc. The shared library may use this information along with the
impulse matrix to initialize the filter coefficients.
3.1.2.6 AMI_parameters (_in and _out)
Memory for AMI_parameters_in is allocated and de-allocated by the EDA
platform. The memory poin̄ted to by AMI_parameters_out is allocated and
de-allocated by the model. This is a pointer to a-string. All the input
from the IBIS AMI parameter file are passed using a string that been
formatted as a parameter tree.
Examples of the tree parameter passing is:
(dll
(tx
(taps 4)
(spacing sync)
)
)
and
(root
(branch1
(leaf1 value1)
(leaf2 value2)
(branch2
(leaf3 value3)
(leaf4 value4)
)
(leaf5 value5 value6 value7)
)
)
The syntax for this string is:

1. Neither names nor individual values can contain white space characters.
2. Parameter name/value pairs are always enclosed in parentheses, with the
value separated from the name by white space.
3. A parameter value in a name/value pair can be either a single value or a
list of values separated by whitespace.
4. Parameter name/value pairs can be grouped together into parameter groups
by starting with an open parenthesis followed by the group name followed
by the concatenation of one or more name/value pairs followed by a close
parenthesis.
```
5. Parameter name/values pairs and parameter groups can be freely
    intermixed inside a parameter group.
6. The top level parameter string must be a parameter group.
7. White space is ignored, except as a delimiter between the parameter name
    and value.
8. Parameter values can be expressed either as a string literal, decimal
    number or in the standard ANCI 'C' notation for floating point numbers
    (e.g., 2.0e-9). String literal values are delimited using a double
    quote (") and no double quotes are allowed inside the string literals.
9. A parameter can be assigned an array of values by enclosing the
    parameter name and the array of values inside a single set of
    parentheses, with the parameter name and the individual values all
    separated by white space.
The modified BNF specification for the syntax is:
<tree>:
    <branch>
<branch>:
    ( <branch name> <leaf list> )
<leaf list>:
    <branch>
    <leaf>
    <leaf list> <branch>
    <leaf list> <leaf>
<leaf>:
    ( <parameter name> whitespace <value list> )
<value list>:
    <value>
    <value list> whitespace <value>
<value>:
    <string literals>
    <decimal number>
    <decimal number>e<exponent>
    <decimal number>E<exponent>
3.1.2.7 AMI_memory_handle
Used to point to local storage for the algorithmic block being modeled and
shall be passed back during the AMI_GetWave calls. e.g. a code snippet may
look like the following:
    my_space = allocate_space( sizeof_space );
    status = store_all_kinds_of_things( my_space );
    *serdes_memory_handle = my_space;
The memory pointed to by AMI_handle is allocated and de-allocated by the
model.
3.1.2.8 msg (optional)
Provides descriptive, textual message from the algorithmic model to the EDA
platform. It must provide a character string message that can be used by
```

```
EDA platform to update log file or display in user interface.
3.1.3 Return Value
1 for success
O for failure
3.2 AMI_GetWave
3.2.1 Declaration
long AMI GetWave (double *wave,
                                    long wave size,
                                    double *clock times,
                                    char **AMI_parameters_out,
                                    void *AMI_memory);
```


### 3.2.2 Arguments

### 3.2.2.1 wave

```
A vector of a time domain waveform, sampled uniformly at an interval specified by the 'sample_interval' specified during the init call. The wave is both input and output. The EDA platform provides the wave. The algorithmic model is expected to modify the waveform in place by applying a filtering behavior, for example, an equalization function, being modeled in the AMI Getwave call.
Depending on the EDA platform and the analysis/simulation method chosen, the input waveform could include many components. For example, the input waveform could include:
- The waveform for the primary channel only.
- The waveform for the primary channel plus crosstalk and amplitude noise.
- The output of a time domain circuit simulator such as SPICE.
It is assumed that the electrical interface to either the driver or the receiver is differential. Therefore, the sample values are assumed to be differential voltages centered nominally around zero volts. The algorithmic model's logic threshold may be non-zero, for example to model the differential offset of a receiver; however that offset will usually be small compared to the input or output differential voltage.
The output waveform is expected to be the waveform at the decision point of the receiver (that is, the point in the receiver where the choice is made as to whether the data bit is a "1" or a "0"). It is understood that for some receiver architectures, there is no one circuit node which is the decision point for the receiver. In such a case, the output waveform is expected to be the equivalent waveform that would exist at such a node were it to exist.
```


### 3.2.2.2 wave_size

```
Number of samples in the waveform vector.
```

```
3.2.2.3 clock_times
Vector to return clock times. The clock times are referenced to the start
of the simulation (the first AMI_GetWave call). The time is always
greater or equal to zero. The last clock is indicated by putting a value
of -1 at the end of clocks for the current wave sample. The clock_time
vector is allocated by the EDA platform and is guaranteed to be greater
than the number of clocks expected during the AMI_GetWave call. The clock
times are the times at which clock signal at the output of the clock
| recovery loop crosses the logic threshold. It is to be assumed that the
input data signal is sampled at exactly one half clock period after a
clock time.
3.2.2.4 AMI_parameters_out (optional)
|
A handle to a 'tree string' as described in 1.3.1.2.6. This is used by the
algorithmic model to return dynamic information and parameters. The memory
for this string is to be allocated and deleted by the algorithmic model.
|
3.2.2.5 AMI_memory
This is the memory which was allocated during the init call.
3.2.2.6 Return Value
1 for success
O for failure
3.3 AMI_Close
3.3.1 Declaration
long AMI_Close(void * AMI memory);
3.3.2 Arguments
3.3.2.1 AMI_memory
Same as for AMI_GetWave. See section 3.2.2.5.
3.3.3 Return Value
1 for success
O for failure
```

```
4 CODE SEGMENT EXAMPLES
extern long AMI GetWave (wave, wave_size, clock_times, AMI memory);
    my_space = AMI_memory;
    Clk idx=0;
    time = my_space->prev_time + my_space->sample_interval;
    for(i=0; i<wave_size; i++)
        {
        wave = filterandmodify(wave, my_space);
        if (clock times && found_clock (my_space, time))
            clock tīmes[clk idx++] = = getclock}time (my space, time)
        time += my_space->}\mathrm{ sample interval;
        }
    clock_times[clk_idx] = -1; //terminate the clock vector
    Return 1;
|
```






```
|
Section 11
    E M I P ARAME T ER S
```




```
There are two sections here: one for a [Component] and one for a [Model].
|
```



```
This section describes the structure of the EMI parameters under a
top-level [Component] keyword. It is used to describe the EMI parameters
associated with a [Component]. The parameters must be surrounded by
the [Begin EMI Component] and [End EMI Component] keywords.
The following set of keywords are defined:
    [Begin EMI Component]
    [End EMI Component]
    [Pin EMI]
    [Pin Domain EMI]
The following set of subparameters are defined:
    Domain
    Cpd
    C Heatsink gnd
    C_Heatsink_float
|
===================================================================================
    Keyword: [Begin EMI Component]
    Required: No
Description: Marks the beginning of the Component EMI parameters.
    Sub-Params: Domain, Cpd, C_Heatsink_gnd, C_Heatsink_float
    Domain indicates whether the component is a digital, analog
    or part digital part analog. Analog circuits are more
    susceptible to low-level noise. Analog circuits operate at
    very low signal levels (mV or uV) and can contain high gain
    amplifiers. In contrast, digital circuits operate at
    relatively large signal levels (compared to analog
    circuits).
        The syntax for Domain is:
        Domain Domain_value
        Where Domain_value is an enumerated argument, and is one of:
        Digital, Ānalog, Digital_analog
        This subparameter is optional. If not entered the default
        is Digital.
```

```
Cpd is the power dissipation capacitance parameter.
Cpd (Power Dissipation Capacitance) is the internal
parasitic capacitance (e.g., gate-to-source and gate-to-drain
capacitance) plus the equivalent capacitance associated with
the through currents when both transistors (n-channel and
p-channel) are momentarily conducting.
It is typically for CMOS devices, and helps provide a more
accurate estimation of the power bus current, and therefore
the noise voltage on the power bus. Knowing the high
frequency noise on the power bus (due to switching of digital
circuits) the radiation can be calculated.
Sometimes Iccd (Dynamic power supply current) is found in
databooks. It is normally given for FACT families. Iccd is
specified in units of mA/MHz.
Cpd can be calculated from Iccd by the equation
    Cpd (nF) = Iccd (mA/MHz) / Vcc (V).
The syntax for Cpd is:
    Cpd = capacitance_value
The units of capacitance_value are Farads.
This subparameter is optional. If not entered the default
is 0.0F.
C_Heatsink_Float and C_Heatsink_Gnd define the heatsink
capacitance and connection conditions.
C_Heatsink_Float indicates that the heatsink is floating,
and C_Heatsink_Gnd indicates that the heatsink is grounded.
Internal currents inside a (high speed) IC can be closely
coupled onto a heatsink. As the heatsink is physically much
larger than the IC silicon chip and bond wires it is a more
efficient radiator. Knowing the capacitance of the heatsink
the radiated electric field can be estimated.
Only one of these subparameters can be defined. It is not
legal to define both. It is legal to omit both. In this case
it means that a heatsink is not present.
The subparameter takes one argument: the heatsink
capacitance
The syntax for Heatsink_cap is:
    C_Heatsink_float = capacitance_value
    C_Heatsink_gnd = capacitance_value
The units for capacitance_value are Farads.
This subparameter is optional. If not entered the default
is that the component does not have a heatsink.
```

```
======================================================================================
| Keyword: [End EMI Component]
| Required: No
| Description: Marks the end of the Component EMI parameters.
|---------------------------------------------------------------------------------------
    Example:
|
[Begin EMI Component]
Domain Digital
Cpd = 6.4pF
C_Heatsink_gnd = 3.4pF
[End EMI Component]
|
|===================================================================================
    Keyword: [Pin EMI]
    Required: No
Description: Specifies the EMI parameters for a Pin.
Sub-Params: domain_name, clock_div
| Usage Rules: Each líne must con̄̄ain three columns.
    The first column must contain the pin name. This pin name
    must match a pin name in the [Pin] keyword. (The pin name
    is the first column in the [Pin] record.)
    The second column is the domain name. This specifies the
    clock domain for that pin. This is used by [Pin Domain EMI].
    The field should be set to NA if unused.
    The default for domain_name is that the percentage of power
    used is 100%.
    The third column is the clock division. This is the ratio
    of the frequency at this pin to the reference pin. The
    reference pin is always set to "1.0". The ratio is a
    floating point number. The choice of the reference in does
    not matter as this information is pin to pin ratios. It is
    suggested that the pin with the maximum frequency is chosen
    as the reference.
    The field should be set to NA if unused.
    The default for clock_div is 1.0
Column length limits are:
        pin_name 5 characters max
        domäin name 20 characters max
        clock_\overline{div }5\mathrm{ characters max}
    It is not a requirement to specify every pin. An undefined
    pin will default to 100% power usage for Domain_name,
    and 1.0 for clock_div.
```

```
====================================================================================
| Keyword: [Pin Domain EMI]
| Required: No
| Description: Specifies the percentage of power used in each clock domain.
    Sub-Params: percentage
Usage Rules: Each line must contain two columns.
    The first column must contain the domain_name. This name
    must match a domain name in the [Pin EMI] keyword. (The
    domain name is the second column in that record.)
    The percentage represents a user definable percentage of the
    power used by that domain. It is an integer in the range
    0< percentage =< 100
    Column length limits are:
            domain_name 20 characters max
            percentage 5 characters max
    Example:
|
[Begin EMI Component]
Domain Digital
Cpd = 6.4pF
|
[Pin EMI] domain_name clock_div
    4 MEM 0.5
    5 MEM 0.5
    7 NA 0.5 | domain_name defaults to 100%
    8 RIOG NA | clock_\overline{div defaults to 1.0}
14 CPU 1.0
15 RIOG 0.5
|
[Pin Domain EMI] percentage
    CPU 40
    MEM 30
    RIOG 30
|
[End EMI Component]
|
| ====================================================================================
```





```
    This section describes the structure of the EMI parameters under a
    top-level [Model] keyword. It is used to describe the EMI parameters
    associated with a [Model]. The parameters must be surrounded by
    the [Begin EMI Model] and [End EMI Model] keywords.
    The following set of keywords are defined:
    [Begin EMI Model]
    [End EMI Model]
    The following set of subparameters are defined:
    Model_emi_type
    Model_Domain
|
|==================================================================================
Keyword: [Begin EMI Model]
    Required: No
Description: Marks the beginning of the Model EMI parameters.
    Sub-Params: Model_emi_type, Domain
    Model_emi_type indicates whether the model (for this pin) is
    a ferrite or not.
    The syntax for Model_emi_type is:
        Model_emi_type \overline{Mode\overline{l_emi_type_value}}\mathbf{~}=\mp@code{ve}
        Where Model_emi_type_value is an enumerated argument, and is
        one of:
            Ferrite, Not_a_ferrite
If not entered (the default) the model is Not_a_ferrite.
Model_Domain indicates whether the model is digital or
analog. This is only used if the [Component EMI] Domain is
set to Digital_analog. If the [Component EMI] Domain is set
to anything els\overline{e} Model Domain is ignored.
The syntax for Domain is:
    Model_Domain Domain_value
Where Domain value is one of:
    Digital, A}nalo
If not entered the default is to use the [Component EMI]
Domain setting and it's default.
```

```
=======================================================================================
| Keyword: [End EMI Model]
| Required: No
| Description: Marks the end of the Model EMI parameters.
|--------------------------------------------------------------------------------------
    Example:
|
[Begin EMI Model]
Domain Analog
Model_emi_type Ferrite
[End EMI Model]
|
```




