Hi! Everyone:
I got some strange results when I tried to simulate an output ECL IBIS
model in HSPICE 99.4. Is there any particular pointd that I should pay
attention to ? I don't have similar problems with regular CMOS or TTL
IBIS models.
Thanks in advance.
Perry Qu
This archive was generated by hypermail 2.1.8 : Fri Jun 03 2011 - 09:53:47 PDT