The following is posted on behalf of John Phillippe at Frescale Semiconductor. Please send any private replies to john.phillippe@freescale.com only.
--------------------------
Does anyone know how an IBIS simulator handles an input model? I've got a cmos output buffer that also has an input buffer. The input buffer is identical to the pad being in tristate. So I'm wondering if it is just redundant in this case to include an input model. My thought was that maybe the IBIS tools see the input model, and then allow for some kind of vih/vil measurement to convey logic levels. Are there any reasons that I'm just not seeing?
-- John Phillippe 32 Bit Embedded Controller Division, IC Creation Freescale - 512-895-1835 Austin, TX - john.phillippe@freescale.com ============================================================================== [ ] General business information [x] Freescale internal use only [ ] Freescale confidential proprietary |------------------------------------------------------------------ |For help or to subscribe/unsubscribe, email majordomo@eda.org |with just the appropriate command message(s) in the body: | | help | subscribe ibis <optional e-mail address, if different> | subscribe ibis-users <optional e-mail address, if different> | unsubscribe ibis <optional e-mail address, if different> | unsubscribe ibis-users <optional e-mail address, if different> | |or email a written request to ibis-request@eda.org. | |IBIS reflector archives exist under: | | http://www.eda.org/pub/ibis/email_archive/ Recent | http://www.eda.org/pub/ibis/users_archive/ Recent | http://www.eda.org/pub/ibis/email/ E-mail since 1993Received on Thu Jun 10 23:08:34 2004
This archive was generated by hypermail 2.1.8 : Thu Jun 10 2004 - 23:11:13 PDT