>>I have problem with this type of extension to IBIS format . Here we
>>have open ended circuit information and we are trying to reinvent a
>>circuit format. The best way to include open ended package information
>>, in my view is in the form of a spice sub circuit. Once you have
>>defined the external terminals and there is a mapping of these
>>terminals to buffer output and device pins, the spice circuit allows
>>you to put any number of transmission line sections, inductances ,
>>capacitances and or combination of lumped and transmission line
>>elements. An extension to coupled transmission line sis RLGC matrixes
>>with non zero length.
In general, I do not find that SPICE subcircuits address the issues
sufficiently. I would be happy to see some good counter-examples however.
jon
Received on Tue Apr 25 10:58:14 1995
This archive was generated by hypermail 2.1.8 : Fri Jun 03 2011 - 09:52:28 PDT