[IBIS-Users] How to do Chip level IBIS Modelling.

Hi Experts,

It would be of great help if any one could let me know how the Chip
level IBIS modelling is done.
We would like to understand the chip level IBIS models and its
generation in detail.

As we know chip level IBIS modelling includes number of Pins and its pkg
parameters, how do we include pad pins and pkg parasitics?

Can I specify more than one pkg models available in more than one .pkg
file in to an IBIS model? if so how?

Can any one know where can I get some guidelines for Chip level IBIS
model creation.?

Any guidance would be appreciated.

Thanks in Advance.

Regards,
Sivakumar

Confidentiality Notice

The information contained in this electronic message and any attachments to this message are intended
for the exclusive use of the addressee(s) and may contain confidential or privileged information. If
you are not the intended recipient, please notify the sender at Wipro or Mailadmin@wipro.com immediately
and destroy all copies of this message and any attachments.

|------------------------------------------------------------------
|For help or to subscribe/unsubscribe, email majordomo@eda.org
|with just the appropriate command message(s) in the body:
|
| help
| subscribe ibis <optional e-mail address, if different>
| subscribe ibis-users <optional e-mail address, if different>
| unsubscribe ibis <optional e-mail address, if different>
| unsubscribe ibis-users <optional e-mail address, if different>
|
|or email a written request to ibis-request@eda.org.
|
|IBIS reflector archives exist under:
|
| http://www.eda.org/pub/ibis/email_archive/ Recent
| http://www.eda.org/pub/ibis/users_archive/ Recent
| http://www.eda.org/pub/ibis/email/ E-mail since 1993