RE: [IBIS-Users] IBIS Question

From: Beal, Weston <weston_beal_at_.....>
Date: Thu Jul 28 2005 - 09:12:14 PDT
Andy,
 
You should assume that all IBIS simulations use ideal voltage sources at
the power and ground nodes of the IBIS model unless proven otherwise.
That's the way ICX used to do it, and I believe others did as well. With
the advent of BIRD75, ICX now supports the inclusion of a SPICE or
VHDL-AMS circuit for a more complete model of the package including
connections from the power and ground nodes of the IBIS model to the
PCB.
 
Regards,
Weston
 

________________________________

From: owner-ibis-users@eda.org [mailto:owner-ibis-users@eda.org] On
Behalf Of Andy Joe
Sent: Wednesday, July 27, 2005 5:59 PM
To: Muranyi, Arpad; ibis-users@eda.org
Subject: RE: [IBIS-Users] IBIS Question


Thanks Arpad...
Can Mentor and Cadence tool vendors give comment about this if the tools
applied the package RLC value to the power and ground pins as well? If
not, may I know how the tools handle the effect caused by package
parasitic i.e. IR drop?
Thanks.
-Andy

"Muranyi, Arpad" <arpad.muranyi@intel.com> wrote:

	Andy,
	 
	The problem is that the IBIS spec doesn't spell out that
	the package parameters are also to be applied to power
	and GND pins.  In my opinion they should be used for those
	too, but it doesn't mean that all tool vendors do it.
	 
	Arpad
	===========================================================

________________________________

	From: owner-ibis-users@eda.org [mailto:owner-ibis-users@eda.org]
On Behalf Of Andy Joe
	Sent: Wednesday, July 27, 2005 4:18 AM
	To: ibis-users@eda.org
	Subject: [IBIS-Users] IBIS Question
	
	

	Hi,

	 

	I have a question regarding the [Package] keyword in an IBIS
file. As far as I am concerned, the RLC values in this section applied
to all the I/O pins, my question is if these RLC values also applied to
power and ground pins as well? If they are not applied to power and
ground pins, how can we address the effects of different packages to the
power and ground pins in an IBIS model? (If R_pin, L_pin and C_pin for
every single pin are not available, only package min, typ and max RLC
are available)

	Thanks.

	 

	-Andy

	
________________________________

	Start your day with Yahoo! - make it your home page
<http://us.rd.yahoo.com/evt=34442/*http://www.yahoo.com/r/hs> 

________________________________

Start your day with Yahoo! - make it your home page
<http://us.rd.yahoo.com/evt=34442/*http://www.yahoo.com/r/hs> 

|------------------------------------------------------------------
|For help or to subscribe/unsubscribe, email majordomo@eda.org
|with just the appropriate command message(s) in the body:
|
|  help
|  subscribe   ibis       <optional e-mail address, if different>
|  subscribe   ibis-users <optional e-mail address, if different>
|  unsubscribe ibis       <optional e-mail address, if different>
|  unsubscribe ibis-users <optional e-mail address, if different>
|
|or email a written request to ibis-request@eda.org.
|
|IBIS reflector archives exist under:
|
|  http://www.eda.org/pub/ibis/email_archive/  Recent
|  http://www.eda.org/pub/ibis/users_archive/  Recent
|  http://www.eda.org/pub/ibis/email/          E-mail since 1993
Received on Thu Jul 28 09:12:20 2005

This archive was generated by hypermail 2.1.8 : Thu Jul 28 2005 - 09:13:41 PDT