Re: [IBIS-Users] Non-monotonic data - pullup/down, OUTPUT only model ??

Thanks Arpad!

The buffer is 3-stateable. So in this case, the correct way of
 creating output model should be to remove vinl & vinh, change
[model_type] to Output and model name (if needed) as suggested by Tom.

I've tried doing this and it worked. I could see no such non-monotic
data.

Thanks a bunch!
Mithlesh

Muranyi, Arpad wrote:

>Mithlesh,
>
>These kinds of non monotonic shapes are a result of the
>subtraction of the clamp data that is obtained from a
>3-stated buffer from the PU or PD data that is obtained
>from a driving buffer.
>
>If your buffer is not 3-stateable, you would not see such
>non monotonic shapes for the PU or PD data.
>
>This is why it is not correct to make an Output buffer
>from an I/O buffer just by deleting the clamp tables in
>the IBIS file.
>
>Arpad Muranyi
>Intel Corporation
>----------------------------------------------------------
>
>-----Original Message-----
>From: owner-ibis-users@server.eda.org [mailto:owner-ibis-users@server.eda.org] On Behalf Of Mithlesh Shrivas-r64034
>Sent: Tuesday, May 23, 2006 5:29 AM
>To: ibis-users
>Subject: [IBIS-Users] Non-monotonic data - pullup/down, OUTPUT only model ??
>
>Hello All,
>
>I was referring to a old discussions on non-monotonicity and collected 
>information that says these warnings are common for the
>Pullup and Pulldown tables in I/O. If the IBIS file version is used 4.0 
>or higher, many these warning could be removed which actually worked for IO.
>
>In my case, the pulldown and pullup data are non-monotonic and if i 
>construct an Output type model which does not has Clamp data and
>therefore, the non-monotonicity will always exist.
>
>I'm attaching a section of pulldown/pullup data, please review it. I 
>think after -0.9, the behavior of data is good but problem exist before 
>that.
>
>Do you think that initial few non-monotonic data could create any problem?
>
>
>
>Thanks
>Mithlesh
>
>
>  
>

-- 
---" "----------------------------" "--.
Mithlesh Shrivas (Core-id:R64034).......
Design Engineer.........................
Freescale Semiconductor India Pvt. Ltd..
Express Trade Towers....................
Floor Nos. 5, 6 & 7, Plot# 15 & 16......
Sector- 16A, Noida- 201301 U.P. (India).
Mobile: +91-9811824928..................
Office: +91-120-439 (extn) 6149.........
----------------------------------------
___________________
POPI Classification:
===================
[ ] Public
[X] Freescale Internal Use Only
[ ] Freescale Confidential Proprietary

"Analog circuit design is like chess -just because you know how the pieces move
doesn't mean you know how to play the game." --PATRICK M. LAHEY
"To become expert in analog circuit design, one should have `POWERFUL URGE TO LEARN' 
and attitude of doing things Properly, Intelligently and Systematically, 
i.e., Intellectually" -- myself




|------------------------------------------------------------------
|For help or to subscribe/unsubscribe, email majordomo@eda.org
|with just the appropriate command message(s) in the body:
|
|  help
|  subscribe   ibis       <optional e-mail address, if different>
|  subscribe   ibis-users <optional e-mail address, if different>
|  unsubscribe ibis       <optional e-mail address, if different>
|  unsubscribe ibis-users <optional e-mail address, if different>
|
|or email a written request to ibis-request@eda.org.
|
|IBIS reflector archives exist under:
|
|  http://www.eda.org/pub/ibis/email_archive/  Recent
|  http://www.eda.org/pub/ibis/users_archive/  Recent
|  http://www.eda.org/pub/ibis/email/          E-mail since 1993