Date: Wed Jan 05 2005 - 19:12:08 PST
H i Experts,
I am aware that "Any system with full Failsafe protection ensures the
known output for all types of input failsafe conditions".
But, how is this implemented in the ESD circuits designed for I/O
buffers?
What is the difference between Failsafe ESD and Non-Failsafe ESD, both
in circuit topology and functionality?
Any help will be apreciated, Thanks in Advance.
Best Regards,
Siva
Confidentiality Notice
The information contained in this electronic message and any attachments to this message are intended
for the exclusive use of the addressee(s) and may contain confidential or privileged information. If
you are not the intended recipient, please notify the sender at Wipro or Mailadmin@wipro.com immediately
and destroy all copies of this message and any attachments.
-----------------------------------------------------------------
|For help or to subscribe/unsubscribe, email majordomo@eda.org
|with the appropriate command message(s) in the body:
|
| help
| subscribe ibis <optional e-mail address, if different>
| subscribe ibis-users <optional e-mail address, if different>
| unsubscribe ibis <optional e-mail address, if different>
| unsubscribe ibis-users <optional e-mail address, if different>
|
|or email a request to ibis-request@eda.org.
|
|IBIS reflector archives exist under:
|
| http://www.eda.org/pub/ibis/email_archive/ Recent
| http://www.eda.org/pub/ibis/users_archive/ Recent
| http://www.eda.org/pub/ibis/email/ E-mail since 1993
