Hello All, Suppose I have the separate VCC for logic level and ESD clamp ie 1.8 and 3.3. In this case when calculating the pullup/PGclamp curve, what would be the relative voltage I should consider for curve. That is my pullup curve would be VCC-V_sweep, what should be VCC? Thanks, Shrikant -- This message has been scanned for viruses and dangerous content by MailScanner, and is believed to be clean. -------------------------------------------------------------------- |For help or to subscribe/unsubscribe, e-mail majordomo@eda-stds.org |with the appropriate command message(s) in the body: | | help | subscribe ibis <optional e-mail address, if different> | subscribe ibis-users <optional e-mail address, if different> | unsubscribe ibis <optional e-mail address, if different> | unsubscribe ibis-users <optional e-mail address, if different> | |or e-mail a request to ibis-request@eda-stds.org. | |IBIS reflector archives exist under: | | http://www.eda-stds.org/pub/ibis/email_archive/ Recent | http://www.eda-stds.org/pub/ibis/users_archive/ Recent | http://www.eda-stds.org/pub/ibis/email/ E-mail since 1993Received on Tue Sep 2 04:45:52 2008
This archive was generated by hypermail 2.1.8 : Tue Sep 02 2008 - 04:46:57 PDT