[IBIS] Asian IBIS Summit (Yokohama) - Agenda

From: Bob Ross <bob@teraspeed.com>
Date: Wed Nov 09 2011 - 14:28:08 PST

All:

 

The Agenda showing eight presentations is below. Registration

is filled to capacity. We are looking forward to seeing

everyone in Yokohama.

 

Bob Ross

Teraspeed Consulting Group

 

Atsushi Ishikawa

JEITA EC Center

 

------------------------------------------------------------------

 

      A S I A N I B I S S U M M I T I N F O R M A T I O N

 

Time/Date: Friday November 18, 2011, 13:00 to 18:00

            Meeting starts at 13:30

 

Location: Pacifico Yokohama Conference Center (new location)

            1-1-1, Minato Mirai

            Nishi-ku, Yokohama 220-0012

            JAPAN

 

            http://pacifico.co.jp/english/

 

Organizational Sponsors:

            Japan Electronics and Information Technology Industries

               Association (JEITA)

            IBIS Open Forum

 

Sponsors: ANSYS

            ATE Service Corporation (Sigrity)

            Cadence Design Systems

            Mentor Graphics Corporation

            Zuken

 

------------------------------------------------------------------

 

          I B I S S U M M I T M E E T I N G A G E N D A

 

13:00 SIGN IN

 

13:30 Meeting Welcome

          Yasutaka Otake (Toshiba, JEITA EC Center, Japan)

          Bob Ross (Teraspeed Consulting Group, USA)

 

13:40 IBIS Update and Parsers

          Bob Ross (Teraspeed Consulting Group, USA)

 

14:10 Quality of S-parameter Models

          Yuriy Shlepnev (Simberian, USA)

 

14:40 IBIS Model as De-Facto Standard

          Kazuhiko Kusunoki* and WenLiang Dai**

          (*Wadow Co., Japan and **Xpeedic, China)

 

15:10 DDR3 SI/PI Analysis Using IBIS5.0

          Shintaro Ohtani (Fujitsu Semiconductor, Japan)

 

15:40 BREAK

 

15:55 IBIS AMI Seen from User's Viewpoint

          Shinichi Maeda (KEI Systems, Japan)

 

16:15 Analyzing Crosstalk's Impact on BER Performance:

        Methods and Solutions

          Minoru Ishikawa (Mentor Graphics Corporation, Japan)

 

16:50 Supporting External Circuit as Spice or S-parameters in

        Conjunction with I-V/V-T Tables

          Kent Drumstad*#, Adge Hawes*##, Taranjit Kukal**###,

          Feras Al-Hawari**#, Ambrish Varma**#, and Terry Jernberg**#

          (*IBM, #USA, ##United Kingdom, **Cadence Design Systems,

          ###India, #USA)

 

17:25 Model Connectivity in PDN Analysis for 3D-SiP

          Brad Brim* and Yutaka Honda**

          (*Sigrity, USA and ATE Service Corporation, Japan)

 

17:55 Concluding Items

 

18:00 END OF MEETING

 

-----------------------------------------------------------------------

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
--------------------------------------------------------------------
|For help or to subscribe/unsubscribe, e-mail majordomo@eda-stds.org
|with the appropriate command message(s) in the body:
|
|  help
|  subscribe   ibis       <optional e-mail address, if different>
|  subscribe   ibis-users <optional e-mail address, if different>
|  unsubscribe ibis       <optional e-mail address, if different>
|  unsubscribe ibis-users <optional e-mail address, if different>
|
|or e-mail a request to ibis-request@eda-stds.org.
|
|IBIS reflector archives exist under:
|
|  http://www.eda-stds.org/pub/ibis/email_archive/ Recent
|  http://www.eda-stds.org/pub/ibis/users_archive/ Recent
|  http://www.eda-stds.org/pub/ibis/email/         E-mail since 1993
Received on Wed Nov 9 14:29:03 2011

This archive was generated by hypermail 2.1.8 : Wed Nov 09 2011 - 14:29:45 PST