

BIRD95 validation with Micron Output Buffer

**Zhiping Yang, Il-young Park
Cisco Systems, Inc.**

IBIS cookbook/future meeting on 8/30/05

(04/06/2005)

Acknowledgement

- **Special thanks to Randy Wolff from Micron for providing the I/O buffer and valuable helps**
- **Arpad Muranyi from Intel to share the slides on C_comp extraction and split**

Content



- **Assumption and some findings with Micro buffer**
- **Extraction of I_{vsT} under ideal voltage**
- **Extraction of Z_{vddq} information and improvement**
- **Multi-buffer simulation conditions**
- **Multi-buffer simulation results**
- **Q&A**

Micron Output Buffer



- **Micron buffer needs several powers and control signals. They are Vccq (1.8V), Vcc(1.8V), Vccp(3.3V), Vref(0.9V), Vtt(0.9V) and other control signals**
- **Micron IBIS model removed some data points at the beginning of VT tables. In order to match IBIS and HSPICE in time delay, additional delay time is added to IBIS input signals**
- **For TYPICAL corner, Micron IBIS model has C_comp of 2.67pF. By additional studies, we change the value to 2.28pF (0.57pF to Vccq and 1.71pF to ground).**
- **4, 8 or 16 Micron buffers could share a decap of 300pF with 3ohm series resistance. For this study, 8 buffers are assumed, so 37.5pF capacitance with 24ohm series resistance is added to each individual HSPICE buffer model.**
- **The full-drive strength buffer at typical corner is studied.**

Extraction of IvsT



50 Ohm to GND



50 Ohm to VDDQ









Open Load









Voltage waveforms under ideal power conditions



Cisco.com





Current waveforms under ideal power conditions



Compensation current waveforms









Extraction of Zvddq



Improvement on Zvddq implementation

- **Removed the C_comp effect from Zvddq. C_comp and gate resistance should not be double counted since they are already included in HSPICE B-element**
- **Separated the intrinsic parasitic from additional decap cell**

Zvddq results




Z_{total} from Vddq and gnd pins

Z_{vddq} after removing C_{comp} and pu and pd effects


Z_{vddq} from intrinsic parasitic only

Implementation of *BIRD95* in HSPICE



Note: I_{vsT^*} is different with I_{vsT} table in BIRD95, but it is derived from I_{vsT} table

Simulation schematics







Input date pattern						
in3210	HHHH	HHH(QH)	HHH(QL)	LLL(QH)	LLL(QL)	LLLL

Case with input pattern of HHHH

Vpad





Cisco.com



Case with input pattern of LLLL

Vpad





Cisco.com



Case with input pattern of HHH(QH)

V1pad





Cisco.com



Case with input pattern of HHH(QL)

V1pad





Cisco.com



Case with input pattern of LLL(QH)





V1pad

Cisco.com



Case with input pattern of LLL(QL)

V1pad Cisco.com



Q&A

Cisco.com

