

# The use of Optimization in Signal Integrity Performance Centric High Speed Digital Design Flow

**April 23, 2009**

**European IBIS Summit, Nice France**

Saliou Dieye, Agilent Technologies,

EEsof EDA Product Line

EMEA Market Development Manager

Brahim Bensalem, Intel Corporation

Lihua Wang, Agilent Technologies, EEsof EDA

Sanjeev Gupta, Agilent Technologies, EEsof EDA




# Agenda


- Channel Complexity and Gaps in Current Design Flow
- Advantage of End to End Eye Centric Design Flow
- Why an Eye Diagram ?
- Eye Diagram Measurements
- Optimization of DDR2 Channel.

# Gap in Channel Design Flow

## Conventional Flow



## Desired Flow





# Advantage of Eye Centric Design Flow

- Substantial gain in Channel Design Time (More than 3 weeks in our DDR2 case)
- Design is more robust since channel is optimized toward end to end channel performance
- Reduces risk of marginal design or opportunity loss due to over design

# Eye Diagram


## Why Eye Diagram is Important?



# Characterizing an Eye Diagram

*Most commonly used eye diagram measurements*

- Eye level 1 & level 0
- Eye rise/ fall time
- Eye opening
- Eye width
- Eye height
- Eye amplitude
- Peak to peak & RMS jitter




*Most of the measurements are statistical in nature*


# Slice and Dice

## Eye Binning

Eye Diagram




Binning Data




# Histogram Plots

*Histogram can be created for any portion of eye diagram*



Histogram across timing axis  
provide peak to peak jitter




Histogram across amplitude axis  
provide distribution around level  
one and zero



# Eye Delay


*Why delay calculation is required*

- Delay calculation is required for automated eye parameter measurements
- Binning the eye diagram makes this calculation easy




# Automated Eye Crossing Detection

- Mean value of horizontal histogram provide crossing time value
- Mean value of amplitude histogram provides crossing amplitude value



# Measurements of Eye Level One/Zero



Eye Amplitude = Level One – Level Zero

Eye Height = (Eye level one- 3 $\sigma$ )- (Eye level zero+3 $\sigma$ )

Eye S/N= 
$$\frac{\text{Eye level one} - \text{Eye level zero}}{1\sigma_{\text{level one}} + 1\sigma_{\text{level zero}}}$$

$$1\sigma_{\text{level one}} + 1\sigma_{\text{level zero}}$$

# Eye Measurements using User Defined Expressions

## MeasEqn

### GetEye

```
sc_single_eye=eye(Diff0,Rate)
sc_get_delay=FrontPanel_eye_delay(Diff0,Rate,"NRZ")
sc_get_eye=eye_binning(FrontPanel_eye(Diff0,Rate,1,sc_get_delay),451,321)
```

## MeasEqn

### Levels

```
sc_get_max_voltage=max(Diff0)
sc_get_min_voltage=min(Diff0)
sc_get_avg_voltage=(sc_get_max_voltage-sc_get_min_voltage)
sc_level_40=0.2*sc_get_avg_voltage
sc_level_60=0.8*sc_get_avg_voltage
```

## MeasEqn

### Waveform

```
sc_amplitude_histogram_data=FrontPanel_eye_amplitude_histogram(sc_get_eye)
sc_waveform_topbase=FrontPanel_wave_topbase(sc_amplitude_histogram_data,"NRZ")
sc_waveform_top=sc_waveform_topbase[0]
sc_waveform_base=sc_waveform_topbase[4]
sc_eye_crossing=FrontPanel_eye_crossings(sc_get_eye,sc_waveform_topbase[7],sc_waveform_topbase[2],"NRZ")
sc_eye_top_base=FrontPanel_eye_topbase(sc_get_eye,sc_eye_crossing,40,60,"NRZ")
```


## MeasEqn

### Eye\_Measurements

```
sc_frontpanel_eye=eye_density(FrontPanel_eye(Diff0,Rate,1,sc_get_delay),451,321)
sc_eye_Amplitude=sc_eye_Level_One-sc_eye_Level_Zero
sc_eye_Height=sc_eye_top_base[9]-sc_eye_top_base[8]
sc_eye_Width=FrontPanel_eye_width(sc_get_eye,sc_eye_crossing,Rate)
```


# Eye Measurements in EDA Tools Fast and Easy

Eye Probe



*Any number of Eye probes could be used in a design*




How to select eye measurements






# Memory Bus Simulation

- X8 Un-buffered Memory Down Channel
- 8 SDRAM Devices per signal
- Signal Group : CMD/ADD



# Memory Performance at DRAM



permute(Height)
0.472

permute(Width)
9.050E-10

How to improve channel performance?





- Introduction to Optimization
- Time domain Optimization and why it is difficult
- Optimization of DDR2 Channel

# Optimization in EDA Tools

*Modify your Designs Automatically to Achieve Required Performance*

## Why Optimization?

- Parameter sweep often doesn't lead to an optimized designs
- Parameter sweeps requires usually large number of simulation when number of variables are large

## The use of Optimizers in a design process

- Automatically change design parameter to meet design goals
- Categorized by their error function formulation
- Coarse design stages: Random optimizer, Random Minimax optimizer and Simulated Annealing optimizer
- Fine design stages: Gradient optimizer, Gradient Minimax optimizer, Quasi-Newton optimizer and Minimax optimizer

# Issues with Time Domain Optimization

- Time domain optimization goals are often difficult to define

GOAL

```
OptimGoal1  
Expr=  
SimInstanceName=  
Min=  
Max=  
Weight=  
RangeVar[1]=  
RangeMin[1]=  
RangeMax[1]=
```

- Changes in any reactive component during optimization will effect channel delay and optimization goals may no longer be applicable

# DDR2 Channel Design

X8 Un-buffered Memory Down Channel

8 SDRAM Devices

Signal Group to Optimize: CMD/ADD


Design Parameters:

<b>Leadin</b>	<b>Escape</b>	<b>W leadin</b>	<b>S Breakout</b>	<b>Trace Spacing</b>	<b>Rtt</b>	<b>L Brkout</b>
<b>2-4 in</b>	<b>0.3-0.8 in</b>	<b>3.5-5.5 mils</b>	<b>3-5 mils</b>	<b>8-15 mils</b>	<b>20-100 <math>\Omega</math></b>	<b>0.3-0.8in</b>




# Eye Diagram Optimization

- Perform eye optimization
- Any eye measurement could be used as an optimization expression
- Any number of eye probes, measurements & parameters could be optimized at the same time



# Optimized Eye Diagram Performance


Eye Diagram after Channel Optimization



**Optimizer Type** : Random  
**Number of iteration** : 20  
**Optimization time** : 25 minutes

# Performance Comparison


Before



permute(Height)
0.472

permute(Width)
9.050E-10

After



permute(Height)
0.700

permute(Width)
1.078E-9

# DDR Measurements






# Time Domain Optimization Discussed

- Works well even if the flight time delay is changed due to change in the reactive element value.
- Automatically calculates delay required for eye positioning
- Automatically detects eye crossing point and 40-60% region
- Optimize eye diagram performance

Any eye diagram parameter such as eye opening factor, eye height, peak to peak jitter, rise time ... can be used as an optimization goal.

*Will make your design work without running 1000's of parameter sweep*



# Conclusion

- Time Domain optimization of eye diagram provides a powerful methodology to improve high speed memory design and to extract even fraction of the psec of timing margin buried in interconnects
- Substantial reduction in time needed to design and optimize of memory platform design is made (from weeks to hours)
- Guarantee maximal channel robustness
- Minimize Over/Under design risks

## Opportunities for future development

Need to demonstrate IBIS model optimization such as driver strength, ODT etc.