The use of Optimization in Signal Integrity Performance Centric High Speed Digital Design Flow

April 23, 2009

European IBIS Summit, Nice France

Saliou Dieye, Agilent Technologies, EEsof EDA Product Line EMEA Market Development Manager Brahim Bensalem, Intel Corporation Lihua Wang, Agilent Technologies, EEsof EDA Sanjeev Gupta, Agilent Technologies, EEsof EDA






Agenda

- Channel Complexity and Gaps in Current Design Flow
- Advantage of End to End Eye Centric Design Flow
- Why an Eye Diagram ?
- Eye Diagram Measurements
- Optimization of DDR2 Channel.





Gap in Channel Design Flow





Agilent Technologies- EEsof EDA

Agilent Technologies


Advantage of Eye Centric Design Flow


- Substantial gain in Channel Design Time (More than 3 weeks) in our DDR2 case)
- Design is more robust since channel is optimized toward end to end channel performance
- Reduces risk of marginal design or opportunity loss due to over design





Eye Diagram





Why Eye Diagram is Important?






Characterizing an Eye Diagram

Most commonly used eye diagram measurements

- Eye level 1 & level 0
- Eye rise/ fall time
- Eye opening
- Eye width
- Eye height
- Eye amplitude
- · Peak to peak & RMS jitter




Most of the measurements are statistical in nature





Slice and Dice Eye Binning











Agilent Technologies- EEsof EDA

Histogram Plots

Histogram can be created for any portion of eye diagram



Histogram across timing axis provide peak to peak jitter



Histogram across amplitude axis provide distribution around level one and zero








Eye Delay Why delay calculation is required

- Delay calculation is required for automated eye parameter measurements
- Binning the eye diagram makes this calculation easy








Automated Eye Crossing Detection


- Mean value of horizontal histogram
 provide crossing time value
- Mean value of amplitude histogram provides crossing amplitude value







Measurements of Eye Level One/Zero







Eye Measurements using User Defined Expressions

Meas MeasEqn GetEve sc single eye=eye(Diff0,Rate) sc get delay=FrontPanel eye delay(Diff0,Rate,"NRZ") sc get eve=eve binning(FrontPanel eve(Diff0,Rate,1,sc get delay),451,321) Meas MeasEqn Levels sc get max voltage=max(Diff0) sc get min voltage=min(Diff0) sc get avg voltage=(sc get max voltage-sc get min voltage) sc_level_40=0.2*sc_get_avg_voltage sc level_60=0.8*sc_get_avg_voltage Meas MeasEqn Waveform sc amplitude histogram data=FrontPanel eye amplitude histogram(sc get eye) sc waveform topbase=FrontPanel wave topbase(sc amplitude histogram data,"NRZ") sc waveform top=sc waveform topbase[0] sc waveform base=sc waveform topbase[4] sc eye crossing=FrontPanel eye crossings(sc get eye,sc waveform topbase[7],sc waveform topbase[2],"NRZ") sc eye top base=FrontPanel eye topbase(sc get eye,sc eye crossing,40,60,"NRZ") Meas MeasEqn Eve Measurements sc frontpanel eye=eye density(FrontPanel eye(Diff0,Rate,1,sc get delay),451,321) sc eye Amplitude=sc eye Level One-sc eye Level Zero

sc_eye_Height=sc_eye_top_base[9]-sc_eye_top_base[8]

sc_eye_Width=FrontPanel_eye_width(sc_get_eye,sc_eye_crossing,Rate)








Eye Measurements in EDA Tools Fast and Easy

Eye Probe



Any number of Eye probes could be used in a design


How to select eye measurements

EyeDiff_Probe:1							
EyeDiff_Probe Instance Name							
EyeDiff_Probe1							
Parameters Measurements							
Measurement Selection							
Available		Selected					
LevelMean JitterRMS RiseTime SNR Ampitude Height0B FallTime JitterPP Waveform	>> Add >> << Remove <<	Level1 Densty Height Level0 Width					
Add All		Remove All					
Measurement Info: Amplitude Calculates Level I-LevelO.							
ОК Арріу		Cancel Help					





DDR2 Simulation









Agilent Technologies- EEsof EDA

Memory Bus Simulation

- X8 Un-buffered Memory Down Channel
- 8 SDRAM Devices per signal
- Signal Group : CMD/ADD











Memory Performance at DRAM



time, nsec



How to improve channel performance?







- Introduction to Optimization
- Time domain Optimization and why it is difficult
- Optimization of DDR2 Channel





Optimization in EDA Tools

Modify your Designs Automatically to Achieve Required Performance

Why Optimization?

- Parameter sweep often doesn't lead to an optimized designs
- Parameter sweeps requires usually large number of simulation when number of variables are large

The use of Optimizers in a design process

- Automatically change design parameter to meet design goals
- Categorized by their error function formulation
- Coarse design stages: Random optimizer, Random Minimax optimizer and Simulated Annealing optimizer
- Fine design stages: Gradient optimizer, Gradient Minimax optimizer, Quasi-Newton optimizer and Minimax optimizer





Issues with Time Domain Optimization

Time domain optimization goals are often difficult to define



 Changes in any reactive component during optimization will effect channel delay and optimization goals may no longer be applicable





DDR2 Channel Design

- X8 Un-buffered Memory Down Channel
- **8 SDRAM Devices**
- Signal Group to Optimize: CMD/ADD
- **Design Parameters:**


Leadin	Escape	W leadin	S Breakout	Trace Spacing	Rtt	L Brkout
2-4 in	0.3-0.8 in	3.5-5.5 mils	3-5 mils	8-15 mils	20-100 Ω	0.3-0.8in





Eye Diagram Optimization


- Perform eye optimization
- Any eye measurement could be used as an optimization expression
- Any number of eye probes, measurements & parameters could be optimized at the same time







Optimized Eye Diagram Performance



Eye Diagram after Channel Optimization

Optimizer Type Number of iteration Optimization time


: Random

- : 20
- : 25 minutes






Performance Comparison





Inte

DDR Mesurements









Agilent Technologies- EEsof EDA

Time Domain Optimization Discussed

- Works well even if the flight time delay is changed due to change in the reactive element value.
- Automatically calculates delay required for eye positioning
- Automatically detects eye crossing point and 40-60% region
- Optimize eye diagram performance

Any eye diagram parameter such as eye opening factor, eye height, peak to peak jitter, rise time ... can be used as an optimization goal.

Will make your design work without running 1000's of parameter sweep







Conclusion

- Time Domain optimization of eye diagram provides a powerful methodology to improve high speed memory design and to extract even fraction of the psec of timing margin buried in interconnects
- Substantial reduction in time needed to design and optimize of memory platform design is made (from weeks to hours)
- Guarantee maximal channel robustness •
- Minimize Over/Under design risks •

Opportunities for future development

Need to demonstrate IBIS model optimization such as driver strength, ODT etc.





