# New Way to Improve Power Supply Induced Jitter Simulation Accuracy for IBIS Model 

Yifan Ding*, Yin Sun\#, Zhiping Yang^, Chulsoon Hwang*
*Missouri S\&T EMC Laboratory, \#Zhejiang Lab, ^Waymo

IBIS Virtual Summit with
DesignCon 2021 (San Jose, California)
August 19, 2021
(Previously given on August 12, 2021)

## Outline

- Introduction of Power Supply Induced Jitter (PSIJ)
- Limitations of the Current Power-Aware IBIS Model
- Previous Proposed Behavior Model
- Feedbacks from IBIS ATM Group
- New Improvements
> Accuracy Improvement for Ku/Kd Coefficient Extraction
> Jitter Sensitivity Based Modification
> Applied to Over-clocking Case
- Conclusions


## Power Supply Induced Jitter (PSIJ)

Power supply induced jitter (PSIJ):

- The time variation in the output transition edges from ideal positions due to the voltage fluctuations on power rail.

- The Vcc noise can take effect during the propagation delay time range;
- The influence is accumulated, just consider instantaneous voltage value is not accurate.



## Limitations of the Current Power-Aware IBIS Model

- Cannot account for the delay change caused by power noise correctly.
> Example: an inverter chain output, change power voltage to $1.7 / 1.8 / 1.9 \mathrm{~V}$, respectively


Spice Results





## Limitations of the Current Power-Aware IBIS Model

- Power-aware IBIS model considers gate modulation effect, ratio modification on $\mathrm{Ku}, \mathrm{Kd}$ based on power rail voltage value


## Gate Modulation Coefficients

The ST "Gate Modulation" solution is based on the introduction of two coefficients, one for the Pullup and one for the Pulldown stage, which modulate properly the IBIS standard current (I_IBIS-STD) when a bouncing noise occurs on the power and ground nodes
$\underbrace{\mathrm{I}(\mathrm{Vgs}, \mathrm{Vds})}=\mathrm{Kssn}(\mathrm{Vgs}, \mathrm{Vds}) * \mathrm{I}(\mathrm{Vgs}=\mathrm{VDD}, \mathrm{Vds})$
Effective SPICE current
IBIS standard current

I_effective $=$ Kssn(Vgs,Vds)*I_IBIS-STD

$$
\begin{gathered}
K_{d}(t) I_{p d}->K_{s s p d}\left(V_{p d}\right) K_{d}(t) I_{p d} \\
K_{u}(t) I_{p u}->K_{s s p u}\left(V_{p u}==K_{u}(t) I_{p u}\right. \\
K_{s s p d}\left(V_{p d}\right)=\frac{V_{p d}}{I_{s s p d}(0)} \\
K_{s s p u}\left(V_{p u}\right)=\frac{V_{p u}}{I_{s s p u}(0)}
\end{gathered}
$$

Source: "BIRD 98 and ST 'Gate Modulation' Convergence", IBIS Open Forum Teleconference, Jan. 26 ${ }^{\text {th }}, 2007$
http://www.ibis.org/docs/BIRD98\&ST_Proposal_Convergence.ppt

- The ratio modification Ksspd, Ksspu on $\mathrm{Ku}, \mathrm{Kd}$ is only a function of $\mathrm{V}_{\mathrm{pd}}$ (Vcc-Vout) or $\mathrm{V}_{\mathrm{pu}}$ (Vout-Vgnd), it cannot reflect the effect of power rail voltage noise on switching edge timing change

Previous method on modification of $\mathrm{Ku}, \mathrm{Kd}$ does not consider the time averaged effect;
Source: Behavioral modeling of jitter due to power supply noise for input/output buffers (US Patent 9842177B1)

## Previous Proposed Behavior Model

- Modify $\operatorname{Ku}(\mathrm{t}), \operatorname{Kd}(\mathrm{t})$ as a function of time averaged power rail voltage $\operatorname{Vcc}(\mathrm{t})$; introduce correction coefficient $B$ and $A$ as a function of time

$\mathrm{Ku}, \mathrm{Kd}$ under nominal Vcc

Linear fitting coefficient

- 2 equations, 2 unknowns' algorithm to extract $K u(t), K d(t)$

$$
\begin{aligned}
& K_{u}(t) * I_{u}\left(V_{l}\right)+K_{d}(t) * I_{d}\left(V_{l}\right)=I_{\text {out }}\left(V_{I}\right) \\
& K_{u}(t) * I_{u}\left(V_{2}\right)+K_{d}(t) * I_{d}\left(V_{2}\right)=I_{\text {out }}\left(V_{2}\right)
\end{aligned}
$$

- 2 equations, 2 unknowns' algorithm to extract $\operatorname{Bu}(\mathrm{t}), \mathrm{Au}(\mathrm{t})$ and $\operatorname{Bd}(\mathrm{t}), \operatorname{Ad}(\mathrm{t})$

$$
\begin{gathered}
K_{u_{-} \max }(t)=K_{u 0}(t)+B_{u}(t)\left(V_{c c_{-} \max }-V_{c c 0}\right)+A_{u}(t)\left(V_{c c_{-} \max }-V_{c c 0}\right)^{2} \\
K_{u_{-} \min }(t)=K_{u 0}(t)+B_{u}(t)\left(V_{c c_{-} \min }-V_{c 0}\right)+A_{u}(t)\left(V_{c c_{-} \min }-V_{c c 0}\right)^{2}
\end{gathered}
$$

## Previous Proposed Model Validation

- Tested driver



Kdt for typ min and max



## Feedbacks from IBIS ATM Group

- Extracted initial or steady state value of $\mathrm{Ku} / \mathrm{Kd}$ is not exactly 0 or 1 for the previous algorithm.
- Ku/Kd correction coefficients B and A are related to Process, Voltage and Temperature instead of only the supply voltage fluctuation.
- Algorithm is only for the case that driver propagation delay is smaller than the input switching period.


## Accuracy Improvement for $\mathrm{Ku} / \mathrm{Kd}$ Coefficient Extraction

## Feedback 1

- Extracted initial or steady state value of $\mathrm{Ku} / \mathrm{Kd}$ is not exactly 0 or 1 for the previous algorithm.


Solution

- Check parameters in IBIS model that are related to the $\mathrm{Ku} / \mathrm{Kd}$ extraction.
- Use more accurate IBIS model.
- 2 equations, 2 unknowns' algorithm to extract $\mathrm{Ku}(\mathrm{t}), \mathrm{Kd}(\mathrm{t})$

$$
\begin{aligned}
& \mathrm{K}_{\mathrm{u}}(\mathrm{t}) * \mathrm{I}_{\mathrm{u}}\left(\mathrm{~V}_{1}\right)+\mathrm{K}_{\mathrm{d}}(\mathrm{t}) * \mathrm{I}_{\mathrm{d}}\left(\mathrm{~V}_{1}\right)=\mathrm{I}_{\text {out }}\left(\mathrm{V}_{1}\right) \\
& \mathrm{K}_{\mathrm{u}}(\mathrm{t}) * \mathrm{I}_{\mathrm{u}}\left(\mathrm{~V}_{2}\right)+\mathrm{K}_{\mathrm{d}}(\mathrm{t}) * \mathrm{I}_{\mathrm{d}}\left(\mathrm{~V}_{2}\right)=\mathrm{I}_{\text {out }}\left(\mathrm{V}_{2}\right)
\end{aligned} \quad \quad \text { Check Iu, Id, and Iout }
$$

## Accuracy Improvement for $\mathrm{Ku} / \mathrm{Kd}$ Coefficient Extraction

- Check $\mathrm{Ku} / \mathrm{Kd}$ extraction Process


Rising load 1 Voltage



$$
\begin{aligned}
& K_{u}(t) * I_{u}\left(V_{l}\right)+K_{d}(t) * I_{d}\left(V_{l}\right)=I_{\text {out }}\left(V_{l}\right) \\
& K_{u}(t) * I_{u}\left(V_{2}\right)+K_{d}(t) * I_{d}\left(V_{2}\right)=I_{\text {out }}\left(V_{2}\right)
\end{aligned}
$$

- IBIS I-V Table references are GND (Vcc) for models that have 0 current when Vout $=$ GND $(\mathrm{Vcc})$

For rising edge

- Initial state, Vout $1=G N D, \operatorname{Ku}(t)=0, \operatorname{Kd}(t)=1, \operatorname{Ipd}(V 1)$ should be 0.
- Steady state, Vout $2=V c c, \operatorname{Ku}(\mathrm{t})=1, \operatorname{Kd}(\mathrm{t})=0, \operatorname{Ipu}(\mathrm{~V} 2)$ should be 0 .

For falling edge,

- Initial state, Vout $2=\operatorname{Vcc}, \mathrm{Ku}(\mathrm{t})=0, \mathrm{Kd}(\mathrm{t})=1, \operatorname{Ipu}(\mathrm{~V} 2)$ should be 0 .
- Steady state, Vout $1=G N D, K u(t)=1, K d(t)=0, \operatorname{Ipd}(V 1)$ should be 0 .


## Accuracy Improvement for $\mathrm{Ku} / \mathrm{Kd}$ Coefficient Extraction

- Compare IBIS model extracted from two different tools

| Voltage at Reference | Simulation Tool 1 | Simulation Tool 2 |
| :---: | :---: | :---: |
| PU IV typ | $-1.4 \mathrm{~mA} @$ refV | $17.47 \mathrm{uA} @ r e f V$ |
| PU IV min | $0.7 \mathrm{~mA} @ r e f V$ | $19.04 \mathrm{uA} @ r e f V$ |
| PU IV max | $1.7 \mathrm{~mA} @ r e f V$ | $15.95 \mathrm{uA} @ r e f V$ |
| PD IV typ | $2.5 \mathrm{~mA} @ r e f V$ | $-8.29 \mathrm{uA} @ r e f V$ |
| PD IV min | $1 \mathrm{~mA} @ r e f V$ | $-12.15 \mathrm{uA} @ \mathrm{refV}$ |
| PD IV max | $-3 \mathrm{~mA} @ r e f V$ | $-4.92 \mathrm{uA} @ r e f V$ |

- Rising edge $\mathrm{Ku} / \mathrm{Kd}$ extracted from Tool 1

- Rising edge $\mathrm{Ku} / \mathrm{Kd}$ extracted from Tool 2


[^0]
## Accuracy Improvement for $\mathrm{Ku} / \mathrm{Kd}$ Coefficient Extraction

Output comparison for modification Before/After $\mathrm{Ku} / \mathrm{Kd}$ correction

- Small offset of initial and steady state output value caused by $\mathrm{Ku} / \mathrm{Kd}$ offset has been fixed.



## Jitter Sensitivity Based Modification

## Feedback 2

- $\mathrm{Ku} / \mathrm{Kd}$ correction coefficients B and A are related to Process, Voltage and Temperature instead of only the supply voltage fluctuation.

$$
\begin{aligned}
& K_{u_{-} \max }(t)=K_{u 0}(t)+B_{u}(t)\left(V_{c c_{-} \max }-V_{c c 0}\right)+A_{u}(t)\left(V_{c c_{-} \max }-V_{c c 0}\right)^{2} \\
& K_{u_{-} \min }(t)=K_{u 0}(t)+B_{u}(t)\left(V_{c c_{-} \min }-V_{c c 0}\right)+A_{u}(t)\left(V_{c c_{-} \min }-V_{c c 0}\right)^{2} \\
& K_{u}(t) * I_{u}\left(V_{l}\right)+K_{d}(t) * I_{d}\left(V_{l}\right)=I_{\text {out }}\left(V_{l}\right) \\
& K_{u}(t) * I_{u}\left(V_{2}\right)+K_{d}(t) * I_{d}\left(V_{2}\right)=I_{\text {out }}\left(V_{2}\right) \\
& \text { - I-V data already provided in IBIS } \\
& \text { - Related to process corner }
\end{aligned}
$$

## Solution

- Consider DC jitter sensitivity when calculating $\mathrm{Ku} / \mathrm{Kd}$ for cases with the non-nominal supply voltage.
- Introduction of PSIJ keyword is needed.


## Jitter Sensitivity Based Modification

- Jitter sensitivity can be applied to calculate the total jitter


Frequency dependency due to PSRR (Power Supply Rejection Ratio)

Y. Sun, J. Lee and C. Hwang, "A Generalized Power Supply Induced Jitter Model Based on Power Supply Rejection Ratio Response, " in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 6, pp. 1052-1060, June 2021, doi: 10.1109/TVLSI.2021.3072799.

## Jitter Sensitivity Based Modification

- $\mathrm{Ku} / \mathrm{Kd}$ comparison for two methods


Kdt for typ min and max


- Jitter sensitivity for this validation case is $206.7 \mathrm{ps} / \mathrm{V}$
- The $\mathrm{Ku} / \mathrm{Kd}$ and output for "Previous Method" mentioned here is after $\mathrm{Ku} / \mathrm{Kd}$ correction in the previous slides.
- Output comparison for two methods and Spice


Output Rising Waveform Comparison


- Rising edge jitter from Spice simulation is 44.5 ps
- Rising edge jitter for previous method is 34.15 ps (23.26\%)
- Rising edge jitter for jitter sensitivity modification method is 45.82 ps ( $2.97 \%$ )


## Applied to Over-clocking Case

## Feedback 3

- Algorithm is for the case that driver propagation delay is smaller than the input switching period. Need to consider the over-clocking cases.


## Solution

- Use more delay elements to store value of rising and falling switching time and averaged Vcc.
- Set $\mathrm{Ku} / \mathrm{Kd}$ tuning logic for different stages properly case by case.


## Previous Modification

- In previous modification algorithm, for the case Tpd < Tsw

$\begin{array}{ll}\downarrow & \text { Time of input switching edge } \\ - & \text { Input } \\ - & \text { Rising edge } \mathrm{Ku} / \mathrm{Kd} \\ - & \text { Falling edge } \mathrm{Ku} / \mathrm{Kd} \\ - & \mathrm{Ku} / \mathrm{Kd}\end{array}$

Previous modification methods:

- Introduce delay element to store the time elapsed since the switching.
- Introduce element to store the time averaged Vcc since input switching happens.
- KuR, KdR, KuF, KdF change when the input changes.
- $\mathrm{Ku} / \mathrm{Kd}$ for the whole waveform is the combination of $\mathrm{Ku} / \mathrm{Kd}$ for rising and falling edge.


## Previous Modification

- In previous modification algorithm, for the case Tpd > Tsw

$\downarrow$ Time of input switching edge
- Input
- Simulated Rising edge $\mathrm{Ku} / \mathrm{Kd}$
- Simulated Falling edge $\mathrm{Ku} / \mathrm{Kd}$
--- Actual Rising edge $\mathrm{Ku} / \mathrm{Kd}$
--- Actual Falling edge $\mathrm{Ku} / \mathrm{Kd}$
- $\mathrm{Ku} / \mathrm{Kd}$

Problem:

- $\mathrm{KuR}, \mathrm{KdR}, \mathrm{KuF}, \mathrm{KdF}$ change when the input changes.
- KuR, KdR, KuF, KdF cannot have switching behavior before the input switching due to the longer propagation delay.
- The combined $\mathrm{Ku} / \mathrm{Kd}$ is incorrect.

Consider rising edge and falling edge separately

## Applied to Over-clocking Case

- In new proposed algorithm, for the case Tpd > Tsw

$\downarrow$ Time of input rising edge
$\downarrow$ Time of input falling edge
- Input
- Rising edge $\mathrm{Ku} / \mathrm{Kd}$
- Falling edge $\mathrm{Ku} / \mathrm{Kd}$
- $\mathrm{Ku} / \mathrm{Kd}$


## New Modification:

- Introduce delay element to store the time elapsed since the rising and falling switching respectively.
- KuR and KdR change at the input rising edge.
- KuF and KdF change at the input falling edge.
- $\mathrm{Ku} / \mathrm{Kd}$ for the whole waveform is also the proper combination of $\mathrm{Ku} / \mathrm{Kd}$ for rising and falling edge.


## Applied to Over-clocking Case

- Implementation in Ngspice (Modify based on current ibis2spice algorithm) Use more elements to store value of rising and falling switching time and averaged Vcc (Improved algorithm in this work, a practical implementation in open-source Ngspice)

```
* InPuT ConTroL
BN NINX 0 V=((V(NINP) > 0.0) && (V(NENB) > 0.5))? 1.0 : 0.0
* CONTROL LOGIC
BI NI O V=(V(NINX) - 0.5)
B2 N2 0 V=V (NI, N9) * 8
B3 N3 0 V=abs(V (N2))
B4 N4 0 V = (V (N3) > 0.5) ? 1 : -1
B51 N51 0 V=(V(N2) > 0.5) ? TIME * 1E9: 0
B52 N52 0 V=(V (N2) < -0.5) ? TIME * 1E9: 0
B61 N61 0 V=(V(N2) > 0.5) ? V(N51): V(N81)
B62 N62 0 V=(V(N2) < -0.5)? V (N52): V (N82)
(\overline{B}\overline{1}}\overline{N}\overline{NX1
```




```
B82 NT21 0 V = (V(NX2) \geq 0.01)? (V (NVCC)*0.001 -1.8*0.001 +V (NTD2)):0.0,
B91 NT12 0-V=(V(NX1) > 0.01)? V(NT11)/V(NX1) : 0.0
B92_NT22_0 V=\V(NX2)_ \geq 0.01)? V (NT21LLV(NX2)_:_0.0
\star DELAY ELEMENT: Td value_ must match time-step
T11 N61 0 N81 0 Z0=50 Td=1p
T12_N62_0_N82_O_Z0=50_Td=1p,'
T2 NI 0 N9 0 Z0=50 Td=1p
T31 NT11 0 NTD1 0 z0=50 Td=1p;
'T32 NT21 0 NTD2 0 Z0=50 Td=1P;'
R11 N81 0 50
R12 N82 0 50
R2 N9 0 50
R31 NTD1 0 50
R32 NTD2 0 50
- V(NX1): Time elapsed since input rising switching event happens
- V(NX2): Time elapsed since input falling switching even happens
- V(NT11): Accumulated voltage since input rising switching event happens
- V(NT21): Accumulated voltage since input falling switching event happens
- \(\quad \mathrm{V}(\mathrm{NT} 12)\) : Time averaged Vcc since input rising switching event happens
- V(NT22): Time averaged Vcc since input falling switching event happens

\section*{Applied to Over-clocking Case}
- Implementation in Ngspice (Modify based on current ibis2spice algorithm) Edit \(\mathrm{Ku} / \mathrm{Kd}\) tuning logic (Improved algorithm in this work, a practical implementation in open-source Ngspice)
```

* KU/KD COEF.
XASRC_KUR NKUR0 0 NX1 0 NT12 driver2_TYP_KU_R
XASRC_KDR NKDR0 0 NX1 0 NT12 driver2_TYP_KD_R
XASRC_KUF NKUF0 0 NX2 0 NT22 driver2_TYP_KU_F
XASRC_KDF NKDF0 0 NX2 0 NT22 driver2_TYP_KD_F
* KU/KD TUNING
BKUF NKUF 0 V = (V (N62) > 0.5) ? (TIME*1E9 >=1 \&\& TIME*1E9-V (N62) > 0 ) ? V (NKUF0): 1 : 1
BKDF NKDF 0 V = (V (N62) > 0.5) ? (TIME*1E9 >=1 \&\& TIME*1E9-V (N62) > 0 ) ? V (NKDF0): 0 : 0
BKUR NKUR 0 V = (V (N61) > 0.5) ? (TIME*1E9 >=1 \&\& TIME*1E9-V (N61) > 0 ) ? V (NKUR0): 0 : 0
BKDR NKDR 0 V = (V (N61) > 0.5) ? (TIME*1E9 >=1 \&\& TIME*1E9-V (N61) > 0 ) ? V (NKDR0): 1 : 1
BU-------------
+(V(N62) > V (N61)) ? V (NKUR) :
+(V(N61) > V (N62) \&\& V (N62) >0.5)? V (NKUF):
+0.0
BD NKDX 0 V =
+(V(N62) > V (N61)) ? V (NKDR) :
+(V(N61) > V (N62) \&\& V(N62) >0.5)? V (NKDF):
+     + 1.0
*Properly combine Ku and Kd for different stages

```

\section*{Applied to Over-clocking Case}

\section*{Before Modification}

Ku/Kd Before Modification


Output Waveform Comparison


After Modification


Output Waveform Comparison


Missouri S\&T Electromagnetic Compatibility Laboratory

\section*{Conclusions}
- The accuracy of original \(\mathrm{Ku} / \mathrm{Kd}\) modification-based IBIS simulation has been improved.
- A new modification method based on PSIJ sensitivity is proposed.
- This modification algorithm can be extended to the over-clocking cases.

\section*{Thanks for Listening}

\section*{Model Implementation}
- Implementation in Ngspice (Modify based on current ibis2spice algorithm) Implement the time averaged Vcc (Improved algorithm in this work, a practical implementation in open-source Ngspice)
lol
    ideal transmission line
*)
*)
*)
*)
*)
*)
*)
*)
* delay element: Td value must match time-step
T1 N6 0 N8 O z0=50 Td=1p
T2_NI_O_NO_O_ZO=50_Td=1p
T3 NT1 NTD NT ZO=50 Td=1p
R1- N8-0-50
R2 N9 0 50
R3 NTD 0 50
```

```
```

* InPUT CONTROL

```
```

* InPUT CONTROL
BN NINX 0 V=((V(NINP) > 0.5)\&(V(NENB) > 0.5))? 1.0 : 0.0

```
BN NINX 0 V=((V(NINP) > 0.5)&(V(NENB) > 0.5))? 1.0 : 0.0
```

```
V(NT1) store the summation of Vcc
voltage since start of switching
Realized by:
Vcc-Vcc0+V(NTD)
V(NX) time elapsed since the
switching
```

$\mathbf{V}(\mathbf{N T})$ is the time averaged Vcc
$\frac{\int_{0}^{t} V_{c c}(\tau) d \tau}{t}$

## Model Implementation

- Implementation in Ngspice (Modify based on current ibis2spice algorithm) Implement the modified $\mathrm{Ku}, \mathrm{Kd}$ as B source (Improved algorithm in this work, a practical implementation in open-source Ngspice)



## Model Validation

1. Vcc 1.7/1.8/1.9V respectively




## Model Validation

2. Vcc have very low frequency noise




## Model Validation

3. Vcc have noise with frequency corresponds to propagation delay (329ps)


## Implementation of New Behavior Model Proposal

- Implementation in Ngspice (Modify based on current ibis2spice algorithm)

1. $\mathrm{Ku}, \mathrm{Kd}, \mathrm{Bu}, \mathrm{Au}, \mathrm{Bd}, \mathrm{Ad}$ calculated offline from rising/falling waveforms
2. From input switching edge dv/dt, judging rising or falling


Source:
http://www.spisim.com/blog/ibis2spice_p1/ http://www.spisim.com/blog/ibis2spice_p2/

Use a transmission line to realize the differentiation


## Implementation of New Behavior Model Proposal

- Implementation in Ngspice (Modify based on current ibis2spice algorithm)

3. Record elapsed time since every switching event


Vertical value indicates how much
Switching event happens


Source:
http://www.spisim.com/blog/ibis2spice_p1/
http://www.spisim.com/blog/ibis2spice_p2/


Hold value: $\mathrm{V}(\mathrm{N} 1, \mathrm{t})=\mathrm{V}(\mathrm{N} 2, \mathrm{t}-1)$
The level hold (latch) realized with an ideal transmission line
t - value hold

## Simulation Results of Implemented Time-Averaged Vcc[V(NT)]



## Simulation Results of Implemented Time-Averaged Vcc[V(NT)]

2. Vcc have very low frequency noise

$$
\mathrm{Vcc}=1.8 \mathrm{~V}+0.05 * \sin (2 * \mathrm{pi} * 1 \mathrm{e} 6)
$$





## Simulation Results of Implemented Time-Averaged Vcc[V(NT)]

3. Vcc have noise with frequency corresponds to propagation delay (329ps)


$\mathrm{Vcc}=1.8 \mathrm{~V}+0.05 * \sin (2 * \mathrm{pi} * 3.04 \mathrm{e} 9+\mathrm{pi} / 2)$



[^0]:    visssourı ゝめ। Electromagnetic Compatıbility Laboratory

