# New Way to Improve Power Supply Induced Jitter Simulation Accuracy for IBIS Model

CENTER FOR

CENTER FOR

CENTER FOR

Yifan Ding\*, Yin Sun<sup>#</sup>, Zhiping Yang^, Chulsoon Hwang\*

\*Missouri S&T EMC Laboratory, #Zhejiang Lab, ^Waymo

IBIS Virtual Summit with DesignCon 2021 (San Jose, California) August 19, 2021 (Previously given on August 12, 2021)

### Outline

- Introduction of Power Supply Induced Jitter (PSIJ)
- Limitations of the Current Power-Aware IBIS Model
- Previous Proposed Behavior Model
- Feedbacks from IBIS ATM Group
- New Improvements
- Accuracy Improvement for Ku/Kd Coefficient Extraction
- Jitter Sensitivity Based Modification
- Applied to Over-clocking Case
- Conclusions

# Power Supply Induced Jitter (PSIJ)

Power supply induced jitter (PSIJ):

• The time variation in the output transition edges from ideal positions due to the voltage fluctuations on power rail.



- The Vcc noise can take effect during the propagation delay time range;
- The influence is accumulated, just consider instantaneous voltage value is not accurate.



Missouri S&T Electromagnetic Compatibility Laboratory

### Limitations of the Current Power-Aware IBIS Model

• <u>**Cannot**</u> account for the delay change caused by power noise correctly.



Missouri S&T Electromagnetic Compatibility Laboratory

### Limitations of the Current Power-Aware IBIS Model

• Power-aware IBIS model considers gate modulation effect, ratio modification on Ku, Kd based on power rail voltage value

#### Gate Modulation Coefficients

The ST "Gate Modulation" solution is based on the introduction of two coefficients, one for the Pullup and one for the Pulldown stage, which modulate properly the IBIS standard current (I\_IBIS-STD) when a bouncing noise occurs on the power and ground nodes



$$K_{d}(t)I_{pd} \rightarrow K_{sspd}(V_{pd})K_{d}(t)I_{pd}$$
$$K_{u}(t)I_{pu} \rightarrow K_{sspu}(V_{pu})K_{u}(t)I_{pu}$$

$$K_{sspd} \left( V_{pd} \right) = \frac{V_{pd}}{I_{sspd} \left( 0 \right)}$$
$$K_{sspu} \left( V_{pu} \right) = \frac{V_{pu}}{I_{sspu} \left( 0 \right)}$$

Source: "BIRD 98 and ST 'Gate Modulation' Convergence", IBIS Open Forum Teleconference, Jan. 26<sup>th</sup>, 2007 http://www.ibis.org/docs/BIRD98&ST\_Proposal\_Convergence.ppt

The ratio modification Ksspd, Ksspu on Ku, Kd is only a function of V<sub>pd</sub> (Vcc-Vout) or V<sub>pu</sub> (Vout-Vgnd), it cannot reflect the effect of power rail voltage noise on switching edge timing change

Previous method on modification of Ku, Kd does not consider the time averaged effect; Source: Behavioral modeling of jitter due to power supply noise for input/output buffers (US Patent 9842177B1)

### Previous Proposed Behavior Model



• 2 equations, 2 unknowns' algorithm to extract Ku(t), Kd(t)

 $K_{u}(t)*I_{u}(V_{1}) + K_{d}(t)*I_{d}(V_{1}) = I_{out}(V_{1})$  $K_{u}(t)*I_{u}(V_{2}) + K_{d}(t)*I_{d}(V_{2}) = I_{out}(V_{2})$ 

• 2 equations, 2 unknowns' algorithm to extract Bu(t), Au(t) and Bd(t), Ad(t)

 $K_{u_{max}}(t) = K_{u0}(t) + B_u(t)(V_{cc_{max}} - V_{cc0}) + A_u(t)(V_{cc_{max}} - V_{cc0})^2$  $K_{u_{min}}(t) = K_{u0}(t) + B_u(t)(V_{cc_{min}} - V_{cc0}) + A_u(t)(V_{cc_{min}} - V_{cc0})^2$ 

## Previous Proposed Model Validation





Missouri S&T Electromagnetic Compatibility Laboratory

### Feedbacks from IBIS ATM Group

- Extracted initial or steady state value of Ku/Kd is not exactly 0 or 1 for the previous algorithm.
- Ku/Kd correction coefficients B and A are related to Process, Voltage and Temperature instead of only the supply voltage fluctuation.
- Algorithm is only for the case that driver propagation delay is smaller than the input switching period.

Feedback 1

• Extracted initial or steady state value of Ku/Kd is not exactly 0 or 1 for the previous algorithm.



### Solution

- Check parameters in IBIS model that are related to the Ku/Kd extraction.
- Use more accurate IBIS model.
  - 2 equations, 2 unknowns' algorithm to extract Ku(t), Kd(t)

Check Ku/Kd extraction Process



For rising edge

- Initial state, Vout1= GND, Ku(t) = 0, Kd(t) = 1, Ipd(V1) should be 0.
- Steady state, Vout2 = Vcc, Ku(t) = 1, Kd(t) = 0, Ipu(V2) should be 0. For falling edge,
- Initial state, Vout2 = Vcc, Ku(t) = 0, Kd(t) = 1, Ipu(V2) should be 0.
- Steady state, Vout1 = GND, Ku(t) = 1, Kd(t) = 0, Ipd(V1) should be 0.

• Compare IBIS model extracted from two different tools

Voltage at Reference	Simulation Tool 1	Simulation Tool 2
PU IV typ	-1.4mA@refV	17.47uA@refV
PU IV min	0.7mA@refV	19.04uA@refV
PU IV max	1.7mA@refV	15.95uA@refV
PD IV typ	2.5mA@refV	-8.29uA@refV
PD IV min	1mA@refV	-12.15uA@refV
PD IV max	-3mA@refV	-4.92uA@refV



Rising edge Ku/Kd extracted from Tool 2 . Kut for typ min and max typical - min - max 0.5 3 3.5 0 0.5 1 1.5 2 2.5 4  $imes 10^{-10}$ Kdt for typ min and max typical min ---- max 0.5 0 0.5 2.5 3 3.5 0 1 1.5 2 4 4.5 ×10<sup>-10</sup>

11



Output comparison for modification Before/After Ku/Kd correction

• Small offset of initial and steady state output value caused by Ku/Kd offset has been fixed.



Missouri S&T Electromagnetic Compatibility Laboratory

### Jitter Sensitivity Based Modification

Feedback 2

• Ku/Kd correction coefficients B and A are related to Process, Voltage and Temperature instead of only the supply voltage fluctuation.

$$K_{u}_{u}\max(t) = K_{u0}(t) + B_{u}(t)(V_{cc_{max}} - V_{cc0}) + A_{u}(t)(V_{cc_{max}} - V_{cc0})^{2}$$

$$K_{u}_{u}\min(t) = K_{u0}(t) + B_{u}(t)(V_{cc_{min}} - V_{cc0}) + A_{u}(t)(V_{cc_{min}} - V_{cc0})^{2}$$

$$K_{u}(t)*I_{u}(V_{1}) + K_{d}(t)*I_{d}(V_{1}) = I_{out}(V_{1})$$

$$K_{u}(t)*I_{u}(V_{2}) + K_{d}(t)*I_{d}(V_{2}) = I_{out}(V_{2})$$

$$I-V \text{ data already provided in IBIS}$$

$$Related to process corner$$

### Solution

- Consider DC jitter sensitivity when calculating Ku/Kd for cases with the non-nominal supply voltage.
- Introduction of PSIJ keyword is needed.

### Jitter Sensitivity Based Modification

• Jitter sensitivity can be applied to calculate the total jitter

Jitter Impact(f) = Jitter Sensitivity(f) ·  $V_{noise}(f)$ 



Y. Sun, J. Lee and C. Hwang, "A Generalized Power Supply Induced Jitter Model Based on Power Supply Rejection Ratio Response," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 6, pp. 1052-1060, June 2021, doi: 10.1109/TVLSI.2021.3072799.

Missouri S&T Electromagnetic Compatibility Laboratory

# Jitter Sensitivity Based Modification



- Jitter sensitivity for this validation case is 206.7ps/V
- The Ku/Kd and output for "Previous Method" mentioned here is after Ku/Kd correction in the previous slides.
- Rising edge jitter from Spice simulation is 44.5ps
- Rising edge jitter for previous method is 34.15ps (23.26%)
- Rising edge jitter for jitter sensitivity modification method is 45.82ps (2.97%)

Feedback 3

• Algorithm is for the case that driver propagation delay is smaller than the input switching period. Need to consider the over-clocking cases.

Solution

- Use more delay elements to store value of rising and falling switching time and averaged Vcc.
- Set Ku/Kd tuning logic for different stages properly case by case.

### **Previous Modification**



↓ Time of input switching edge
 Input
 Rising edge Ku/Kd
 → Falling edge Ku/Kd
 → Ku/Kd

Previous modification methods:

- Introduce delay element to store the time elapsed since the switching.
- Introduce element to store the time averaged Vcc since input switching happens.
- KuR, KdR, KuF, KdF change when the input changes.
- Ku/Kd for the whole waveform is the combination of Ku/Kd for rising and falling edge.

Missouri S&T Electromagnetic Compatibility Laboratory

### **Previous Modification**



- Time of input switching edge
   Input
- Simulated Rising edge Ku/Kd
- Simulated Falling edge Ku/Kd
- --- Actual Rising edge Ku/Kd
- --- Actual Falling edge Ku/Kd
- Ku/Kd

Problem:

- KuR, KdR, KuF, KdF change when the input changes.
- KuR, KdR, KuF, KdF cannot have switching behavior before the input switching due to the longer propagation delay.
- The combined Ku/Kd is incorrect.

#### $\bigcirc$

Consider rising edge and falling edge separately

Missouri S&T Electromagnetic Compatibility Laboratory

• In new proposed algorithm, for the case Tpd > Tsw



- , Time of input rising edge
- Time of input falling edge
- Input
- Rising edge Ku/Kd
- Falling edge Ku/Kd
- Ku/Kd

New Modification:

- Introduce delay element to store the time elapsed since the rising and falling switching respectively.
- KuR and KdR change at the input rising edge.
- KuF and KdF change at the input falling edge.
- Ku/Kd for the whole waveform is also the proper combination of Ku/Kd for rising and falling edge.

Missouri S&T Electromagnetic Compatibility Laboratory

Implementation in Ngspice (Modify based on current ibis2spice algorithm)
 Use more elements to store value of rising and falling switching time and averaged Vcc
 (Improved algorithm in this work, a practical implementation in open-source Ngspice)

```
* INPUT CONTROL
BN NINX 0 V= ((V(NINP) > 0.0) && (V(NENB) > 0.5))? 1.0 : 0.0
* CONTROL LOGIC
BI NI 0 V = (V(NINX) - 0.5)
B2 N2 0 V=V(NI, N9) * 8
B3 N3 0 V=abs(V(N2))
B4 N4 0 V=(V(N3) > 0.5)? 1 : -1
B51 N51 0 V=(V(N2) > 0.5)? TIME * 1E9: 0
B52 N52 0 V=(V(N2) < -0.5)? TIME * 1E9: 0
B61 N61 0 V= (V(N2) > 0.5)? V(N51): V(N81)
B62 N62 0 V = (V(N2) < -0.5)? V(N52): V(N82)
B71 NX1 0 V=(V(N61) >= 1.0)? TIME * 1E9 - V(N81) : 0.0
B72 NX2 0 V=(V(N62) >= 1.0)? TIME * 1E9 - V(N82) : 0.0
(B81 NT11 0 V=(V(NX1) > 0.01)? (V(NVCC)*0.001 -1.8*0.001 +V(NTD1)):
B82 NT21 0 V=(V(NX2) > 0.01)? (V(NVCC)*0.001 -1.8*0.001 +V(NTD2)): 0.0
B91 NT12 0 V=(V(NX1) > 0.01)? V(NT11)/V(NX1): 0.0
B92 NT22 0 V = (V(NX2) > 0.01)? V(NT21)/V(NX2): 0.0
* DELAY ELEMENT: Td value must match time-step
T11 N61 0 N81 0 Z0=50 Td=1p
T12 N62 0 N82 0 Z0=50 Td=1p
T2 NI 0 N9 0 Z0=50 Td=1p
T31 NT11 0 NTD1 0 Z0=50 Td=1p
T32 NT21 0 NTD2 0 Z0=50 Td=1p
R11 N81 0 50
R12 N82 0 50
R2 N9 0 50
R31 NTD1 0 50
R32 NTD2 0 50
```

- V(NX1): Time elapsed since input rising switching event happens
- V(NX2): Time elapsed since input falling switching even happens
- V(NT11): Accumulated voltage since input rising switching event happensV(NT21): Accumulated voltage since input falling switching event happens
- V(NT12): Time averaged Vcc since input rising switching event happens
- V(NT22): Time averaged Vcc since input falling switching event happens

 Implementation in Ngspice (Modify based on current ibis2spice algorithm)
 Edit Ku/Kd tuning logic (<u>Improved algorithm in this work, a practical implementation</u> <u>in open-source Ngspice</u>)

```
* KU/KD COEF.
XASRC KUR NKURO 0 NX1 0 NT12 driver2 TYP KU R
XASRC KDR NKDR0 0 NX1 0 NT12 driver2 TYP KD R
XASRC KUF NKUF0 0 NX2 0 NT22 driver2 TYP KU F
XASRC KDF NKDF0 0 NX2 0 NT22 driver2 TYP KD F
* KU/KD TUNING
BKUF NKUF 0 V = (V(N62) > 0.5)? (TIME*1E9 >=1 && TIME*1E9-V(N62) > 0)? V(NKUF0): 1: 1
BKDF NKDF 0 V = (V(N62) > 0.5)? (TIME*1E9 >=1 && TIME*1E9-V(N62) > 0)? V(NKDF0): 0: 0
BKUR NKUR 0 V = (V(N61) > 0.5)? (TIME*1E9 >=1 && TIME*1E9-V(N61) > 0)? V(NKUR0): 0: 0
BKDR NKDR 0 V = (V(N61) > 0.5) ? (TIME*1E9 >=1 && TIME*1E9-V(N61) > 0 )? V(NKDR0): 1 : 1
BU NKUX 0 V =
+(V(N62) > V(N61))? V(NKUR):
+(V(N61) > V(N62) \& V(N62) > 0.5)? V(NKUF):
+ 0.0
                                                  *Properly combine Ku and Kd for different stages
BD NKDX 0 V =
+(V(N62) > V(N61))? V(NKDR):
+(V(N61) > V(N62) \& V(N62) > 0.5)? V(NKDF):
+ 1.0
        _____
```



Missouri S&T Electromagnetic Compatibility Laboratory

### Conclusions

- The accuracy of original Ku/Kd modification-based IBIS simulation has been improved.
- A new modification method based on PSIJ sensitivity is proposed.
- This modification algorithm can be extended to the over-clocking cases.

## Thanks for Listening

## Model Implementation

Implementation in Ngspice (Modify based on current ibis2spice algorithm)
 Implement the time averaged Vcc (Improved algorithm in this work, a practical implementation in open-source Ngspice)



## Model Implementation

 Implementation in Ngspice (Modify based on current ibis2spice algorithm) Implement the modified Ku, Kd as B source (<u>Improved algorithm in this work, a</u> <u>practical implementation in open-source Ngspice</u>)



### Model Validation

#### 1. Vcc 1.7/1.8/1.9V respectively





### Model Validation

2. Vcc have very low frequency noise



Vcc=1.8V+0.05\*sin(2\*pi\*1e6) Vcc=1.8V+0.05\*sin(2\*pi\*1e6+pi/2)



### Model Validation

3. Vcc have noise with frequency corresponds to propagation delay (329ps)



Vcc=1.8V+0.05\*sin(2\*pi\*3.04e9)

Vcc=1.8V+0.05\*sin(2\*pi\*3.04e9+pi/2)



### Implementation of New Behavior Model Proposal

- Implementation in Ngspice (Modify based on current ibis2spice algorithm)
  - 1. Ku, Kd, Bu, Au, Bd, Ad calculated offline from rising/falling waveforms
  - 2. From input switching edge dv/dt, judging rising or falling



## Implementation of New Behavior Model Proposal

- Implementation in Ngspice (Modify based on current ibis2spice algorithm)
  - 3. Record elapsed time since every switching event



### Simulation Results of Implemented Time-Averaged Vcc[V(NT)]



compatibility Laboratory

### Simulation Results of Implemented Time-Averaged Vcc[V(NT)]

2. Vcc have very low frequency noise

Driver output voltage (V) Proposed model Vcc=1.8V+0.05\*sin(2\*pi\*1e6) 1.5 V(NT), averaged vcc noise signal  $\int_{0}^{t} Vcc(t)$ 2.0 1e6, 0 phase 1e6, 90 phase 0.5 No noise 0.0 0.5 1.0 1.5 3.5 0.0 2.5 3.0 2.0 4.0 time ns 1.1 1.2 1.3 1.4 1.5 1.6  $imes 10^{-9}$ Time[s] 2 Driver output voltage (V) Spice simulation Vcc=1.8V+0.05\*sin(2\*pi\*1e6+pi/2) 1.5 m٧ v(xibis.nt) V(NT), averaged vcc noise signal Vcc(t)100.0 1e6,0 phase 1e6, 90 phase 50.0 0.5 No noise 0.0 0 0.0 0.5 3.5 1.0 1.5 2.0 2.5 3.0 2 3 5 0 4 time ns

2

Time[s]

6

 $imes 10^{-10}$ 

### Simulation Results of Implemented Time-Averaged Vcc[V(NT)]

3. Vcc have noise with frequency corresponds to propagation delay (329ps)



Vcc=1.8V+0.05\*sin(2\*pi\*3.04e9+pi/2)





Missouri S&T Electromagnetic Compatibility Laboratory