



Hybrid IBIS Summit at IEEE EMC+SIPI  
Grand Rapids, MI  
August 4, 2023



life.augmented

# Accurate IBIS model for IOs having multiple drivers causing dual-slope

Authors: Manish Bansal, Rahul Kumar  
STMicroelectronics Pvt Ltd.  
Greater Noida, India

# Agenda

# Challenges


# Circuit brief

# Modeling using Driver  
Schedule

# Results

## IO Circuit Design Perspective

- ❑ Non-conventional IO design due to
  - Technology
    - Design using limited device availability.
    - Device characteristic limitation.
    - High voltage devices to be used in low voltage application and vice versa
  - Electrical specification
    - Specs over wide range of PVT corner.
    - Application induced specs like Multiple drive strengths, slews etc.
    - Stringent specs for rise/fall time and relaxed specs for delay.




**IO design having dual slope rising edge.**

## IBIS Model Development Perspective

- ❑ Challenges due to non-conventional IO design
  - To replicate IBIS behavior as close as circuit behavior, Model developer need to select most suited IBIS keyword ([Driver Schedule], C\_fixture etc..) from BIRDs.
  - To extract correct raw data for accurate IBIS model.
    - Schematic netlist alteration for intended data extraction
    - Multiple simulation setups
    - Data merging & formatting
  - To deliver efficient IBIS Model
    - It will enable smooth, efficient & effortless integration at board level.


No extra information need to pass to SI engineer for integration of multiple models, as for example scheduling : enable one model and after some specified time enable other model for same pin.




IBIS vs SPICE mismatch for dual slope Rise edge IO circuit

# Challenges 3/3


- ❑ IBIS model for IOs having two drivers to make rise time faster (with same rise delay).
  - IBIS modeling with regular keyword does not suffice.
    - Regular IBIS keywords  
[Pulldown] ,[Pullup], [POWER Clamp], [GND Clamp], [Rising Waveform], [Falling Waveform], C\_comp etc..
  - Waveform table is having two levels in this case (shown in snapshot).
  - Special IBIS keyword to replicate this circuit behavior, like [Driver Schedule] for this scenario.




Falling High waveform



Rising Low waveform




Rising High waveform



Falling Low waveform


## ❑ IO circuit is having two drivers

- ❑ Main driver : normal pullup-pulldown driver
- ❑ Pump/push driver : always off pulldown; start pumping current when main driver pullups pad to some extent. Resulting in dual-slope rise edge.



# Circuit Brief 2/2

- ❑ **PD** : main driver PMOS input.
- ❑ **ND** : main driver NMOS input.
- ❑ **PDD** : PMOS input of pump driver. Its fall edge is delayed version of PD.
- ❑ **NDD** : NMOS input of pump driver, kept at logic low.



# Modeling using Driver Schedule 1/2

## Model Generation flow


Steps	Action
Setup	<ul style="list-style-type: none"><li>✓ Update the schematic netlist for main driver &amp; pump driver.<ul style="list-style-type: none"><li>▪ Main driver : disconnect output net of pump driver from PAD</li><li>▪ Pump driver : disconnect output net of main driver from PAD</li></ul></li> <li>✓ Create Data extraction setup for 3 cells : TOP, main driver &amp; Pump driver.</li></ul>
Generation	<ul style="list-style-type: none"><li>✓ 3 IBIS model for top, main and pump driver.</li></ul>
Post Processing	<ul style="list-style-type: none"><li>✓ Update “[POWER Clamp], [GND Clamp]” of main and pump driver, to keep limited data (only 2 points).</li><li>✓ TOP cell Model<ul style="list-style-type: none"><li>▪ Update [Pullup] [Pulldown] table to keep limited information. (only 2 points)</li><li>▪ Remove waveform tables, kept only [Ramp] data</li><li>▪ Add [Driver Schedule] for timing scheduling</li></ul></li><li>✓ Keep scheduled model (main_driver, pump_driver) in .ibs file, without defining it under [Pin] section.</li></ul>



# Modeling using Driver Schedule 2/2



## Final IBIS Model template

```
[Model] TOP_CELL
-----
[Driver Schedule]
/ Model_name Rise_on_dly Rise_off_dly Fall_on_dly Fall_off_dly
main_driver 0.0ns NA 0.0ns NA
pump_driver 0.0ns NA 0.0ns NA
/
[POWER Clamp]
-----
[GND Clamp]
-----
[Pullup]
[ Pulldown]
[Ramp]
/
[Model] main_driver
-----
[POWER Clamp]
[GND Clamp]
[Pullup]
-----
[ Pulldown]
-----
[Ramp]
[Rising Waveform]
/ rising_high_data
[Falling Waveform]
/ falling_high_data
[Rising Waveform]
/ rising_low_data
[Falling Waveform]
/ falling_low_data
/
[Model] pump_driver
-----
[POWER Clamp]
[GND Clamp]
[Pullup]
-----
[ Pulldown]
-----
[Ramp]
/
[Rising Waveform]
/ rising_high_data
[Falling Waveform]
/ falling_high_data
[Rising Waveform]
/ rising_low_data
```



## IBIS vs SPICE correlation

- >99% matching correlation when schedule model tables has been used by driver scheduling timing.



# Our technology starts with You



Find out more at [www.st.com](http://www.st.com)

© STMicroelectronics - All rights reserved.

ST logo is a trademark or a registered trademark of STMicroelectronics International NV or its affiliates in the EU and/or other countries.

For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks).

All other product or service names are the property of their respective owners.



life.augmented