BIRD223:



Add Support for SPIM in IBIS

- approved by IBIS Open Forum on July 14, 2023

SPIM = Streamlined Power Integrity Model

Kinger Cai, Chi-te Chen August 2023 IEEE EMC+SIPI 2023
IBIS Summit
August 4, 2023
Grand Rapids, MI





Presenter



Kinger Cai, Principal Engineer

Platform Electrical Architect, CCG, Intel Corp. Kinger.Cai@intel.com

Kinger drives CPU+ dGPU coherent integration strategy in mobile platforms and leads strategic PI design tool evolution in Client Computing Group. Kinger obtained Ph. D from Shanghai Jiao Tong University in 2001, and achieved MBA degree from W.P. Carey business school in ASU in 2008. Kinger focus on signal & power integrity domains for 20+ years. Kinger holds 14 granted patents, and published 30+ papers.

Executive Summary

Background:


- OEM/ODMs desire to design Time-To-Market innovative products effectively
- Platform PI design without standard model significantly lags SI design with IBIS
- SPIM expedites platform PI design while protecting chip vendor's IP


Timeline:

- PKG PI model was introduced upon FastPI PI architecture in 2018
- SPIM upon FastPI architecture got support with 3 EDA vendors in 2021
- SPIM draft initial version was brought up in IBIS ATM Group in 2022
- BIRD223, Add support for SPIM in IBIS, was submitted in March 2023
- o BIRD223 got approved in IBIS Open Forum on July 14, 2023



Platform PI Design: SPIM- Streamlined PI Model





SPIM:

- S parameter
- Rnetwork (DC)
- Weighted source
- Defined target
- Pin awareness

IEEE Paper: Scalable Platform Power Integrity Design Approach with Standard Pl Model (SPIM) and Unified Pl Target (UPIT)

2018 IEEE International Symposium on Electromagnetic Compatibility and 2018 IEEE Asia-Pacific Symposium on Electromagnetic Compatibility (EMC/APEMC) Xingjian Kinger Cai; Yun Ling; Steven Yun Ji; Jimmy Hsiao; Chi-te Chen; Denis Chen, page 64-66, 14-18 May 2018


SPIM: Streamlined PI Model, for each power rail in a SoC/PKG, or a module.

intel

Platform PI Design: Stimulus & Target Definition

$$\begin{split} [S_{pdn}] & \rightarrow [Z_{pdn}] \\ [V] &= [Z_{pdn}][I] \\ [V] &= [v_{1'}, v_{2'}, ..., v_{N'}, v_{S1'}, v_{S2'}, ..., v_{SM}]^T \\ [I] &= [W_{1'}, W_{2'}, ..., W_{N'}, 0, 0, ..., 0]^T \\ \sum_{i=1}^{i=N} W_i &= 1 \\ Z_{Sj} &= V_{Sj} = \sum_{i=1}^{i=N+M} (Z_{pdn}(N+j), i*W_i), j \in <1:M> \end{split}$$

 $Z_{Si} = \sum_{i=1}^{i=N} (Z_{pdn(N+i)} i * W_i), j \in <1:M>$



**IEEE paper: VRM Modeling for Platform FastPl upon SPIM 2021 IEEE International Joint EMC/SI/Pl and EMC Europe Symposium Xingjian Kinger Cai; Wei Qian; Chi-te Chen; etc., page 162, August 2021

Impedance target is generally defined at the observing Port j.



Tree Structure of .spim FILE

```
.spim FILE
  -- File Header Section
        |-- [IBIS Ver]
        |-- [Comment Char]
        |-- [File Name]
        |-- [File Rev]
        |-- [Date]
        |-- [Source]
        |-- [Notes]
        |-- [Disclaimer]
        |-- [Copyright]
      [Device SPIM]
        |-- [Manufacturer]
        |-- [Description]
            [SPIM Rail]
              |-- [SPIM Pin Cluster]
                   |-- [End SPIM Pin Cluster]
               |-- [SPIM Port List]
                   |-- [End SPIM Port List]
```

```
-- [SPIM Touchstone File]
                   |-- [SPIM Stimulus]
                        |-- [End SPIM Stimulus]
                  |-- [SPIM Target]
                        |-- [SPIM Observation Port]
                  | | -- [End SPIM Target]
                  |-- [End SPIM Touchstone File]
                [SPIM Rnetwork File]
                  |-- [SPIM Current]
                       |-- [End SPIM Current]
                  |-- [SPIM Voltage List]
                       |-- [End SPIM Voltage List]
                  |-- [End SPIM Rnetwork File]
           |-- [End SPIM Rail]
     |-- [End Device SPIM]
|-- [End]
```

Linkage of .spim FILE to .ibs FILE

```
.ibs FILE
                                      Example:
  -- File Header Section
                                      [Device SPIM Group]
                                                                                      | selector under [Component]
                                                            Group name 1
                                                                                       | if it is in the .ibs file
                                      Device SPIM name 1
            [IBIS Ver]
                                      Device SPIM name 2
                                                                                       I if it is in the .ibs file
            [Comment Char]
            [File Name]
                                                           spim folder/file name 1.spim | if it is in a .spim file
                                      Device SPIM name 3
            [File Rev]
                                                                                        RELATIVE to the .ibs file
         -- [Date]
                                      [End Device SPIM Group]
         -- [Source]
         -- [Notes]
         -- [Disclaimer]
                                       [Device SPIM Group] Group name 2
                                                                                      | selector under [Component]
         |-- [Copyright]
                                                                                       | if it is in the .ibs file
                                      Device SPIM name 4
                                      Device SPIM name 5
                                                                                       | if it is in the .ibs file
                                                           spim folder/file name 2.spim | if it is in a .spim file
                                      Device SPIM name 6
                                                                                        RELATIVE to the .ibs file
      [Component]
                                      [End Device SPIM Group]
            [Device SPIM Group]
               |-- [End Device SPIM Group]
```



Example .spim FILE - Supports PI AC Analysis

[SPIM Touchstone File] | file type file reference File TS <path>Intel CPU2 VCC3 PKG.s20p [End SPIM Touchstone File] | *** Here below explains how to use *.snp s-element model in IBIS-ISS. |.model pkg model S N=20 tstonefile ='Intel CPU2 VCC3 PKG.s20p' IS one ref |+ OB Stimulus 1 |+ OB Stimulus 2 |+ OB Stimulus 3 |+ OB Stimulus 4 |+ OB Stimulus 5 |+ OB Stimulus 6 + OB Stimulus 7 |+ OB Stimulus 8 |+ OB Sense $|+BG\overline{A}|$ 1 |+ BGA 2 I+ BGA 3 + BGA 4 |+ BGA 5 | + BGA 6 |+ BGA 7 |+ BGA 8 |+ BGA 9 |+ BGA 10 |+ BGA 11 1 + 0

[SPIM Stimulus]


OB_Stimulus	Weighting
OB_Stimulus_1	0.20
OB_Stimulus_2	0.10
OB_Stimulus_3	0.05
OB_Stimulus_4	0.05
OB_Stimulus_5	0.20
OB_Stimulus_6	0.05
OB_Stimulus_7	0.05
OB_Stimulus_8	0.30

[End SPIM Stimulus]


[SPIM Target]

[SPIM Observation Port] OB_Sense			
Z(Frequency)	Z(typ)	Z(min)	Z(max)
10000	0.0069	NA	NA
1000000	0.0069	NA	NA
6500000	0.0130	NA	NA
19000000	0.0285	NA	NA
4000000	0.0285	NA	NA

[End SPIM Target]



OB Sense






|+ mname=pkg model

Example .spim FILE - Supports Power DC Analysis

```
[Rnetwork File]
| file type file reference
File IBIS ISS <path>My CPU2 VCC3 PKG Rnetwork.ckt
| ...
[End SPIM Rnetwork File]
[SPIM Current]
             I(typ)
                          I (min)
                                       I (max)
 I(name)
VCC
               4.50
                          NA
                                       7.50
[End SPIM Current]
[SPIM Voltage List]
 V(name)
              V(typ)
                              V(min)
                                             V(max)
VCC
              1.000
                              0.900
                                              1.100
[End SPIM Voltage List]
                        VCC
[End SPIM Rail]
[End Chip SPIM]
                       | Intel CPU3
```




To Achieve:

- Most accurate per-pin current distribution
- Most accurate per-pin voltage droop map
- Most accurate Board level full PD analysis



FastPI (Platform PI Architecture with SPIM) Roadmap





Next Steps:

- Example .spim file for golden example available in Q3'2023
- Cookbook Rev1.0 for SPIM Ver1.0 available in Q4'2023
- BIRD223 integration into a future release of the IBIS Specification
- SPIM parser available in a future release of IBISCHK

Legal Disclaimer

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at Intel.com, or from the OEM or retailer.

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or visit www.intel.com/design/literature.htm.

Intel, and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

- *Other names and brands may be claimed as the property of others.
- © 2022 Intel Corporation. All rights reserved.



THANK YOU!



Kinger.cai@intel.com