# IBIS Chair's Report


Lance Wang

Zuken USA Chair, IBIS Open Forum

Hybrid IBIS Summit with IEEE EMC+SIPI 2023 Grand Rapids, MI, USA August 4, 2023



## 29 IBIS Members (Organization-based)



### IBIS Officers June 2023- May 2024

- Chair:Lance Wang, Zuken USAVice-Chair:Randy Wolff, Siemens EDASecretary:Graham Kus, MathWorksTreasurer:Bob Ross, Teraspeed LabsLibrarian:Zhiping Yang, MSTPostmaster:Curtis Clark, ANSYSWebmaster:Steve Parker, Marvell
- Elected

- University Relations:
- IEEE DASC IBIS Liaison:

Chulsoon Hwang, MST Michael Mirmak, Intel



#### Organization

### **IBIS Meetings**



- Weekly teleconferences
  - Quality task group (Tuesdays, 09:00 PT)
  - Advanced Technology Modeling (ATM) task group (Tuesdays, 12:00 PT)
  - Interconnect task group (Wednesdays, 08:00 PT)
  - Editorial task group (suspended)
- IBIS Open Forum teleconference every 3 weeks (Fridays, 08:00 PT)
- IBIS Summit meetings (USA and international)
  - DesignCon, IEEE SPI, IEEE EMC+SIPI, Shanghai, Tokyo (JEITA-organized)
- Participants: ~280 in 2022



SAE ITC



- SAE Industry Technologies Consortia is the parent organization of the IBIS Open Forum
- IBIS is assisted by SAE employees José Godoy, Phyllis Gross, and Michael McNair
- SAE ITC provides financial, legal, and other services
- https://www.sae-itc.com/



#### Organization

### Task Groups



- Advanced Technology Modeling Task Group
  - Chair: Arpad Muranyi, Siemens EDA
  - <u>https://ibis.org/atm\_wip/</u>
  - Develop non-interconnect technical BIRDs
- Editorial Task Group
  - Chair: Michael Mirmak, Intel
  - <u>https://ibis.org/editorial\_wip/</u>
  - Produce IBIS specification documents
- Interconnect Task Group
  - Chair: Michael Mirmak, Intel
  - https://ibis.org/interconn\_wip/
  - Develop on-die/package/module/connector interconnect modeling BIRDs
- Quality Task Group
  - Chair: Bob Ross, Teraspeed Labs
  - <u>https://ibis.org/quality\_wip/</u>
  - Oversee IBISCHK parser testing and development



BIRD = Buffer Issue Resolution Document

## **IBIS Milestones**

### I/O Buffer Information Specification

- 1993-1994 IBIS 1.0-2.1:
  - Behavioral buffer model (fast simulation)
  - Component pin map (easy EDA import)
- 1997-1999 IBIS 3.0-3.2:
  - Package models
  - Electrical Board Description (EBD)
- 2002-2006 IBIS 4.0-4.2:
  - Receiver models
  - AMS languages
- 2007-2012 IBIS 5.0-5.1:
  - IBIS-AMI SerDes models
  - Power-aware model



I/O Buffer Information Specification

### • 2013-2015 IBIS 6.0-6.1:

- PAM4 multi-level signaling
- Power delivery package models

### • 2019 IBIS 7.0:

- Back-channel time-domain support
- Interconnect modeling using IBIS-ISS and Touchstone
- 2021 IBIS 7.1:
  - DDRx IBIS-AMI support
  - Electrical Module Description (EMD)
  - IBIS-AMI back-channel statistical optimization
- 2023 IBIS 7.2:
  - Redriver simulation flow fixes
  - PAMn IBIS-AMI support




- 1995: ANSI/EIA-656 (IBIS 2.1 International standard)
- 1999: ANSI/EIA-656-A (IBIS 3.2 International standard)
- 2001: IEC 62014-1 (IBIS 3.2 International standard)
- 2003: Interconnect Model Specification (ICM 1.0)
- 2006: ANSI/EIA-656-B (IBIS 4.2 International standard)
- 2009: **Touchstone 2.0** 
  - Official Touchstone donated from Agilent/Keysight
- 2011: IBIS-ISS 1.0 (Interconnect SPICE Subcircuit)
  - Subset of HSPICE
- IBISCHK: IBIS file syntax parser
  - Current version 7.2.0
  - Source code available for purchase
  - Compiled executables available free of charge
- TSCHK2: Touchstone 2.0 file syntax parser
  - Current version 2.0.1
  - Source code available for purchase
  - Compiled executables available free of charge

#### Specification Development

## **IBIS Quality Specification**

- Quality specification updated to version 3.0 with additions for power-aware models
  - 5 new items for [Component] and [Pin Mapping]
  - 12 new items for [Model]
  - The specification document is in the process for approval by the IBIS Open Forum



	Purpose This document is a perification covering a methodology to enhance	
<b>I</b> BIŞ	component model files produced in conformance with the VD Buffer currently at version 7.2. More information on the BIS specification ca http://www.cigrup.org/bib/default.htm The purpose of the BIS Specification is to provide a standard for mod enhance the walke of modeling and simulation.	Information Specification (IBIS) in be found on the IBIS web page:
IBIS QUALITY SPECIFICATION	The purpose of this IBIS Quality Specification is to provide a methodo against the IBS Specification and a mean of objective measure of or with measurements or other meads imulations. By providing standard replicating simulation results we seek to enhance the value of model Adherence to the directions in this focument does not guarantee qua	errelating model simulation results rds for validating, correlating, and ing and simulation. ality. They serve to enhance the
Version 3.0 draft7	exchange of data. The quality of models and simulations is largely the This IBS Quality Specification is intended to supplement exclosing supplies IBS Files. Crasil reflectors for IBS community support are open to the reflections and the model review service offered by the IBS Open Fars given above.	port mechanisms for producers of public. Details on the email
Ratified TBD	Revision History Version 1 of this BS Quality Specification was released in Novembr Efforts from August of 2005 to August of 2005 have calimated in a se- released a Version 2.0. The quality level and correlations core must charged from Version 1.0. The check numbers have late charged, an BIGCIS program the bare nerveder from the BIG Quality Section	ignificantly changed specification, ering and lettering system has d checks overlapping with the
	Version 3.0 added requirements related to Level 4 – Suitable for Pow requirements for (Pin Mapping), (SSO *), and (Composite Current) se	
	Terms used in this <u>document</u> <ul> <li>BIACIK - The BISOIK file cheep regram, sometimes refer found at the <i>Life (Life and the Life and the Life</i></li></ul>	/O buffer. This value might be
	IBIS Quality Specification Version 3.0	Page 2

- Quality checklist spreadsheet
  - The checklist spreadsheet is in sync with the specification document
  - The spreadsheet includes some automation to determine IQ level on each component and model sheet
  - The spreadsheet file will be available on the website along with the new version of the specification

S

## What's Next for IBIS?



- IBIS Open Forum's task groups are discussing these topics:
  - Expanded system-level perspective
    - Clock/data relationships, timing information, equalization training
  - Power Integrity focused modeling
    - Chip-level Standard Power Integrity Model (SPIM, BIRD223 accepted on July 14, 2023)
    - Improved Power Supply Induced Jitter (PSIJ) modeling (BIRD220 and others)
    - Voltage regulator, diode, and inductor models
  - Multi-level analog buffer modeling
  - Interconnect Modeling
    - Touchstone 3.0 with Pole/Residue and port mapping support
    - Touchstone 2.1 expansions
    - IBIS-ISS expansions
  - What else should we be looking at? Bring your ideas!

### Participation in IBIS

- The success of IBIS depends on active participation and volunteering
- Bringing your ideas and talents to IBIS
  - Task groups for technical discussions and document editing
  - IBIS email reflectors


**Participation** 

- Open Forum teleconferences for event planning and voting
- Summit presentations
- IBIS Board and task group volunteering
- Writing BIRDs Buffer Issue Resolution Documents
  - Official method for submitting a proposed change to the IBIS specification
  - Many developed collaboratively in task groups
  - Discussed and voted on in Open Forum meetings



\*IRDs

### **IBIS Website Resources**





## [Thank You]





IBIS Open Forum: Web: <u>https://ibis.org</u> Email: <u>info@ibis.org</u>

We welcome participation by all IBIS model makers, EDA tool vendors, IBIS model users, and interested parties.