OpenSIPI: An Open Source Platform to Automate S-para Extraction and Post-processing

Yansheng Wang, Rivos Inc.

Hybrid IBIS Summit with IEEE EMC+SIPI 2024 Phoenix, Arizona, USA August 9, 2024

Introduction

- S-parameter (S-para) is the most fundamental yet critical metric for SIPI engineers to evaluate the quality of a high-speed channel or PDN design.
- S-para the result itself is way more important than how the result is obtained.
- However, setting up a simulation model so as to get the S-para, post-processing the results, and generating a report usually cost most of the time.
- Iterative rounds of simulations are required before the design converges.

-> Automation is King!

What's OpenSIPI Platform?

- OpenSIPI serves as a platform
 - to read and parse input info that is needed to set up simulation models
 - to generate scripts that can be executed by the EDA tools
 - to launch and monitor simulations running through the EDA tools
 - to post-process the extracted results and create reports
- OpenSIPI currently is developed with a focus on S-parameter extraction
- Users of OpenSIPI can obtain simulation results w.o. having to open the simulation tool
 - Great for SIPI engineers to boost working efficiencies
 - Even greater for non-SIPI engineers by lowering the bars of running simulations

OpenSIPI: Overview



OpenSIPI : Input Info

- What information do we need to set up a simulation model for PCB or PKG?
 - Net names -> nets to be included in the model
 - Component RefDes and pins -> ports setup
 - Stack-up and materials -> stack-ups, material Dk/Df or conductivity, surface roughness etc.
- Configurations for the simulation tools
- The above-mentioned info can be stored and reused again and again

Jnique_Key	Check_Box	Spec_Type	Positive_Nets	Negative_Nets	Positive_Main_Ports	Negative_Main_Ports	Positive_Aux_Ports	Negative_Aux_Ports
PE_CPU_RX_L0	\checkmark	Spcie6	PE_CPU_RX_DP<0>, PE_CPU_RX_C_DP<0>	GND	U1		J5	
			PE_CPU_RX_DN<0>, PE_CPU_RX_C_DN<0>	GND	U1		J5	



OpenSIPI: Include Circuit Components

- Currently, including circuit components in the S-para extraction is a tool specific feature.
- There isn't a cross-tool library format for circuit components.
 - Maybe a library format can be developed in the IBIS Forum?
- OpenSIPI is designed to accept multiple library formats associated with each extraction tool.

OpenSIPI : Flow Description



Sim tool dependent

- The sim tool independent steps are common ٠ to all users.
- To integrate any new tools, just add ٠ additional classes in Python for sim tool dependent steps.

OpenSIPI : Post-Processing and Reporting

Fig.1 snp_dcfitted_dir__SIM1_CLK_100M_CPU1_IL

- SI S-para
 - Quality check for passivity and causality etc.
 - S-para to SPICE conversion, ready to pair with IBIS models for transient simulations
 - TDR plotting
 - IL, RL, and xtalk plotting and comparing against specs if applicable
- PDN S-para
 - S-para to SPICE conversion, ready to pair with IBIS models for transient simulations
 - Plotting self impedance after shorting/opening certain ports and comparing to target impedance
 - Extracting parasitic RLC from PDN frequency domain (FD) curves.







OpenSIPI : Auxiliary Features (1)

• Pre-check for the input info

Check_Box	Spec_Type	Positive_Nets	Negative_Nets	Positive_Main_Ports	Negative_Main_Ports	Positive_Aux_Ports	Negative_Aux_Ports
	Spcie6	PE_CPU_RX_DP<0>, PE_CPU_RX_C_DP<0>	GND	U1		J5	
×.		PE_CPU_RX_DN<0>, PE_CPU_RX_C_DN<0>	GND	U1		J5	
net and c the desi	compone gn file.	ent names in the input sh	neet can	- Initial c - No known - All input - All input - Netname c - All input - All input - All input - All input - Component	heck starts. input format errors fou net names in Sheet Col omparison is done. component names in She component names in She component names in She name comparison is don	nd. POSITIVE_NETS exist NEGATIVE_NETS exist et Col POSITIVE_MAIN et Col NEGATIVE_MAIN et Col NEGATIVE_AUX_ e.	: in the design file. : in the design file. I_PORTS exist in the design fil _PORTS exist in the design fil _PORTS exist in the design file _PORTS exist in the design file
	Check_Box	Check_Box Spec_Type	Check_Box Spec_Type Positive_Nets Image: Specie for the species of the speci	Check_Box Spec_Type Positive_Nets Negative_Nets Spcie6 PE_CPU_RX_DP<0>, PE_CPU_RX_C_DP<0> GND PE_CPU_RX_DN<0>, PE_CPU_RX_C_DN<0> GND Spcie6 PE_CPU_RX_DN<0>, PE_CPU_RX_C_DN<0> GND PE_CPU_RX_DN<0>, PE_CPU_RX_C_DN<0> GND Spcie6 PE_CPU_RX_DN<0>, PE_CPU_RX_C_DN<0> GND	Check_Box Spec_Type Positive_Nets Negative_Nets Positive_Main_Ports Image: Specie for the species of the s	Check_Box Spec_Type Positive_Nets Negative_Nets Positive_Main_Ports Negative_Main_Ports Image: Spcie6 PE_CPU_RX_DP<0>, PE_CPU_RX_C_DP<0> GND U1 Image: Spcie6 PE_CPU_RX_DN<0>, PE_CPU_RX_C_DN<0> GND U1 Image: Spcie6 PE_CPU_RX_DN<0>, PE_CPU_RX_C_DN<0> GND U1 Image: Spcie6 PE_CPU_RX_DN<0>, PE_CPU_RX_C_DN<0> GND U1 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 PE_CPU_RX_DN<0>, PE_CPU_RX_C_DN<0> GND U1 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7 Image: Spcie7	Check_Box Spec_Type Positive_Nets Negative_Nets Positive_Main_Ports Negative_Main_Ports Positive_Aux_Ports Image: Spcie6 PE_CPU_RX_DP<0>, PE_CPU_RX_C_DP<0> GND U1 J5 Image: Spcie6 PE_CPU_RX_DN<0>, PE_CPU_RX_C_DN<0> GND U1 J5 Image: Spcie6 PE_CPU_RX_DN<0>, PE_CPU_RX_C_DN<0> GND U1 Image: Spcie6 J5 Image: Spcie6 PE_CPU_RX_DN<0>, PE_CPU_RX_C_DN<0> GND U1 Image: Spcie6 J5 Image: Spcie6 PE_CPU_RX_DN<0>, PE_CPU_RX_C_DN<0> GND U1 Image: Spcie6 J5 Image: Spcie6 PE_CPU_RX_DN<0>, PE_CPU_RX_C_DN<0> GND U1 Image: Spcie6 J5 Image: Spcie6 PE_CPU_RX_DN<0>, PE_CPU_RX_C_DN<0> GND U1 Image: Spcie6 Image: Spcie6

OpenSIPI : Auxiliary Features (2)

• Fast mode for model setup check

Before directly jumping to S-para extractions, which is typically time-consuming, just quickly check whether the simulation models including ports, capacitors models etc. are set up correctly.

- Check is running for SIM1_P0V9 ...
- Check is done for SIM1_P0V9 after 0 mins and 9 secs!
- Check is done for 1 out of total 2!
- Check is running for SIM1_P1V8 ...
- Check is done for SIM1_P1V8 after 0 mins and 5 secs!
- Check is done for 2 out of total 2!
- Successfully finished all runs!
- Total elapsed time is 0 hours, 0 mins, and 14 secs!
- Port counts are checked. Everything is correct!
- Cap models are checked. All uses SPICE type models!

OpenSIPI : Auxiliary Features (3)

Auto restart simulations

Automatically restart simulations if the commercial tool crashes before completing a simulation.

- Check is running for SIM1_POV9 ...
- powersi.exe is not running! Detected for 1 times. Will retry in 2 mins.
- powersi.exe is not running! Detected for 2 times. Will retry in 2 mins.
- powersi.exe is not running! Detected for 3 times. Will retry in 2 mins.
- powersi.exe is not running in the past 6 mins. Restart the tool 1 times.
- Check is done for SIM1_POV9 after 6 mins and 11 secs!
- Check is done for 1 out of total 2!
- Check is running for SIM1_P1V8 ...
- Check is done for SIM1_P1V8 after 0 mins and 5 secs!
- Check is done for 2 out of total 2!
- Successfully finished all runs!
- Total elapsed time is 0 hours, 6 mins, and 16 secs!
- Port counts are checked. Everything is correct!
- Cap models are checked. All uses SPICE type models!

OpenSIPI : Auxiliary Features (4)

Resume simulation queue from where it stopped



Extremely helpful for a long queue!

Call for Volunteers

- To adopt OpenSIPI for your daily work
 - <u>https://github.com/rivosinc/opensipi</u>
 - Installation guide and a demo case are provided along with the repo
- Volunteers as
 - Contributors to scripts and documentation
 - To integrate more simulation tools
 - To add more post-processing items
 - To include more reporting templates
 - To improve developers' and users' guides
 - Users to use the platform and come back with improvement feedbacks.

🦮 opensipi 🔍 Public	🔊 Edit Pi	ns • 💿 Watch	1 * ¥ Fork 3 * \$ \$ Star 2		
P main → P 1 Branch © 0 Tags	Q. Go to file t	Code •	About Automates signal integrity (SI) and		
en beiwetheroos merge pul request #47 mo	m nvosinc/dev/yansnengw/add_nt 🛥 🗸 //doix21-2 days ago	O tor commits	integrity (PI) related simulations.		
github/workflows	update version of pre-commit github action to remove	3 months ago	Apache-20 license Activity Custom properties		
UCENSES	move license file to top level so github sees it and symlin	3 months ago			
docs	update integrated_flow.md	2 days ago			
examples	change key config_dir to input_dir	3 days ago	2 stars		
i opensipi	add html template for reports	2 days ago	¥ 3 forks		
🗅 .flake8	initial public release	4 months ago	Report repository		
🗅 .gitignore	altignore Make the HOME dir as the root for Linux/Mac				
.pre-commit-config.yaml	update reuse cfg to use the reuse spec 3.2 release	last week	Bellwether889 Yansheng Wang ktroch-rivosinc Kevin Broch Bellwether88		
	revise CONTRIBUTING.md	4 days ago			
	fix mixed EOL files and pre-commit hook to prevent futu	2 months ago			
README.md	update linux docs	3 days ago			
C REUSE.toml	add_tests	last week	—		
D poetry.lock	poetry.lock update reuse cfg to use the reuse spec 3.2 release last we				
D poetry.lock.license	4 months ago	 Python 93.4% Tel 5.6% 			
B		2 4 4 4 4 4 4	• HTML 1.0%		

Conclusions

- OpenSIPI is an open-source platform to automate the S-para extraction, post-process the results, and generate reports
 - SIPI experts: boost working efficiencies
 - Non-SIPI engineers: lower the bars to run extractions
- A cross-tool library format for circuit components is to be developed.
- OpenSIPI auxiliary features
 - Pre-check for the input info
 - Fast mode for model setup check
 - Auto restart simulations
 - Resume simulation queue from where it stopped
- OpenSIPI framework has been established. But help is greatly needed to further improve the platform.
 - Contributors
 - Users

Thanks!