Interconnect Task Group Report with BIRD189.5 Overview



Michael Mirmak Intel Corporation <u>michael.mirmak@intel.com</u>

IBIS Summit at DesignCon 2018 Santa Clara, CA, USA February 2, 2018

With additional content by Mike LaBonte, Signal Integrity Software (SiSoft) and Bob Ross, Teraspeed Labs

Agenda

History

- Principles of the Interconnect Proposal
 - Structure
 - Fundamental Keywords
 - Terminals, Models, Sets, and Groups
- What Has Changed Since DesignCon 2017
 Summary and Next Steps

Status Overview

- The Interconnect Task Group has been developing this proposal since 2014
- BIRD189.4 was submitted to the Open Forum, but is now out-of-date
 - <u>http://www.ibis.org/birds/</u>
- □ BIRD189.5 is in the final stages of preparation
 - <u>http://www.ibis.org/interconnect_wip/</u> (as Draft 16)
 - Expected to be submitted to Open Forum in February 2018
- □ Intended for IBIS Version 7.0

Key changes in draft BIRD189.5 are summarized below

Features of the Interconnect Proposal

- □ Supports...
 - IBIS-ISS and Touchstone models (common in industry)
 - Both I/O and supply (POWER and GND) connections
 - (New) optional Die pad interface between Pins and Buffers
 - I/O pin_names as terminal qualifiers
 - May have optional Aggressor_Only designation
 - POWER and GND terminal qualifiers by pin_name, pad_name, signal_name or [Pin Mapping] bus_label for rail connections with direct or combined terminals
 - Many other features not covered here

This approach links IBIS packages to common industry interconnect modeling data formats

Terminals at Buffer, Die Pad and Pin Interfaces



 <u>Pin-to-Buffer</u> terminals (still) supported

Keywords and Subparameters (Limited Discussion Here)

- [Bus Labels] | available for most keywords
- [Die Supply Pads] | pad_name, optional bus_label
- Interconnect Model]/[End Interconnect Model]
 - Unused_port_termination <Open | Ref. | Res.> | Unused port ref. Z
 - Param
 - File_IBIS-ISS
 - File_TS
 - Number_of_terminals=<value>
 - <terminal lines>

parameter passing
names IBIS-ISS file
names Tstone file
number of terminals
described later

- Interconnect Model Set]/[End Interconnect Model Set]
- [Interconnect Model Set Group]/[End Interconnect Model Set Group]
 - New and changed from "Selector"

[Interconnect Model]

Interconnect Model] <interconnect_model_name>

- Connections between terminals with IBIS-ISS or Touchstone files
- Terminal connection points at <u>Buffer</u>, <u>Die pad</u>, or <u>Pin</u> interfaces
- Identifies <u>rail</u> or <u>I/O</u> terminals
- Allows pin_name, signal_name, pad_name, or bus_label terminal qualifiers for rails (and pin_name for I/O terminals)
- Identifies whether a coupled signal is only an aggressor or also "experiences" coupling from other sources

How package and on-die electrical information is generated and delivered today

[Interconnect Model Set]s [Interconnect Model Set Group]s

- Interconnect Model Set] <set_name>
 - Encapsulates one or more Interconnect Models
- Interconnect Model Group] <group_name>
 - Names one or more Interconnect Model Sets to be used together
 - Used to establish a complete path for selected buffers
 - <group_name> helps identify buffers selected for simulation
- Some Example Groupings and Applications
 - Separate groups: one per interface (e.g., memory, network)
 - Separate groups for coupled vs. single-line simulations
 - Different sets for different power delivery network complexities
 - POWER connected at single pin, single buffer terminal
 - POWER connected through multiple pins, rails to individual buffer terminals

Models Are Grouped Hierarchically



IBIS Summit at DesignCon 2018 February 2018

Key Changes in Latest Draft

- Clarification of Aggressor_Only treatment
 - Not all crosstalk in possible the physical design will be represented in the model for terminals labeled "Aggressor_Only"

Terminal_type qualifiers and, here, pin names (e.g., model terminal 1 is associated with pin 2)



- The model maker is informing the user and tool that all potential crosstalk is included in the model for Pin 3
 - Both what it generates and what it is subject to

A_gnd Added

A_gnd is an optional declaration available for any terminal

- This formally adds "ground" to the same hierarchy level as pin, die pad and buffer
- This permits simulator reference (ideal node 0) to be connected to any point
 - A_gnd may be used any number of times with IBIS-ISS files
 - A_gnd may only be used <u>once</u> for Touchstone files, for the N+1th terminal

An A_gnd Example

□ An 8-port S-parameter in a 9-terminal structure

[]]	nterconnect M	odel Set]	Full_	[S_]	IO_A_gnd_re	eference
[]	nterconnect M	odel]	Full_	[S_]	IO_A_gnd_re	eference
Fi	le_TS	full_ts_buf_p	in_io.s	s8p		
Nur	nber_of_termi	nals = 9	—			
Fu.	ll_TS_IO_A_gn	d_reference				
1	Pin_I/O	_ pin_name	A1	Ι	DQ1	DQ
2	Pin_I/O	pin_name	A2	I	DQ2	DQ
3	Pin_I/O	pin_name	A3	I	DQ3	DQ
4	Pin_I/O	pin_name	A4	Ι	DQ4	DQ
5	Buffer_I/O	pin_name	A1	I	DQ1	DQ
6	Buffer_I/O	pin_name	A2	I	DQ2	DQ
7	Buffer_I/O	pin_name	A3	I	DQ3	DQ
8	Buffer_I/O	pin_name	A4	I	DQ4	DQ
9	A_gnd	_		I	Reference	terminal
[E1	nd Interconne	ct Model]				
[E]	nd Interconne	ct Model Set]				

Other Recent Changes

Unused_port_termination is back and extended

- "Resistance" added, with numerical argument
- Supports tool termination to defined single value of resistance
- Used with Touchstone files
 - Unused_port_termination <Open | Reference | Resistance>
 - Reference: reference impedance reduces the number of Touchstone ports through matrix reduction
 - Open: represents the physically disconnected port
 - EDA tools might still provide an interface to override the choices

<i>Examples:</i> Unused_port_termination	Open
Unused_port_termination	Reference
Unused port termination	Resistance 43.5

Summary and Next Steps

□ BIRD189.5 is intended to improve IBIS package modeling

- Flexibly supports crosstalk, loss, and existing modeling formats
- Formalizes and separates Die pads and Buffers
- Targeted for February 2018 completion by Interconnect Task Group and Open Forum submission

Comments are welcome! Help enable an advanced Interconnect format for IBIS Version 7.0!



IBIS Summit at DesignCon 2018 February 2018

[Interconnect Model] for Buffer-to-Die Pad Side



[Die Supply Pads] for pad_names Shown in Example

The [Die Supply Pads] keyword establishes pad_name <Qualifier_entries> for rails, and associates them with signal_name (and optionally with bus_label entries)

[Die Supply Pads] signal_name bus_label
| pad_name
VDDQ VDD
VSSO VSS

[Interconnect Model] for Buffer-to-Die Pad Side (Expanded)

```
[Interconnect Model Set] Full ISS PDN
[Interconnect Model] Partial ISS buf pad
File IBIS-ISS
                   buf pad.iss buf pad 2 typ
Number of terminals = 10
  Pad I/O
                pin name
                             A1 |
                                  DQ1 (DQ signal)
1
  Pad I/O
                pin name
                             A2 |
                                  DQ2 (DQ signal)
2
| POWER and GND terminals with pad names and pin names
                             A1 | VDD (POWER connection)
3 Pullup ref
               pin name
4 Pulldown ref pin name
                             A1 | VSS (GND connection)
5 Buffer I/O
               pin name
                             A1 | DQ1 (DQ signal)
6 Pullup ref
               pin name
                             A2 | VDD (POWER connection)
  Pulldown ref pin_name
                             A2 | VSS (GND connection)
7
  Buffer I/O
               pin name
                             A2 |
8
                                  DQ2 (DQ signal)
 POWER and GND terminals with signal names
 Pad Rail
                pad name VDDQ |
                                  VDD
9
                                       POWER
10 Pad Rail
                pad name
                           VSSQ |
                                  VSS
                                       GND
[End Interconnect Model]
```

[Interconnect Model] File and subcircuit

<Terminal lines> for connecting the subcircuit nodes (by position) to the interconnect structure

IBIS Summit at DesignCon 2018 February 2018

[Interconnect Model Set Group] for a Selected Group

```
[Interconnect Model Set Group] A1_A2_PDN
|
| Interconnect Model Set Name File_reference
Full_ISS_PDN NA
|
[End Interconnect Model Set Group]
```

[Interconnect Model Set Group] is at same level as [Package Model] for selected group of Buffer_IO pin(s)

Name should be descriptive for easy selection (e.g., A1-A2_PDN)

Can contain several references to [Interconnect Model Set]s

Sets can be in the .ibs file (NA) or in a separate directories

[Interconnect Model]s within a Group must be connected

Complete [Interconnect Model Set] With Both [Interconnect Model]s



[End Interconnect Model Set]

IBIS Summit at DesignCon 2018 February 2018

<Terminal lines> Syntax

□ All column entries on one line:

<Terminal_number> <Terminal_type> <Terminal_type_qualifier> <Qualifier_entry> [Aggressor_Only]

 <

Allowable <Terminal_type> names and associations next

Allowable <Terminal_type> Associations

<Terminal_number> <Terminal_type> <Terminal_type_qualifier> <Qualifier_entry> [Aggressor_Only]

Terminal_type	pin_name	signal_name	bus_label	pad_name	Aggressor_Only
Pin_I/O	X				А
Pad_I/O	X				А
Buffer_I/O	X				А
Pin_Rail	Y	Y	Y		
Pad_Rail		Y	Y	Z	
Buffer_Rail		Y	Y		
Pullup_ref	X				
Pulldown_ref	X				
Power_clamp_ref	Х				
Gnd_clamp_ref	X				
Ext_ref	X				
A_gnd					

<Qualifier_entry>: "X" I/O pin_name; "Y," or "Z": POWER or GND name. Optional "A": "Aggressor_Only"

Why Update Interconnect Modeling?

- Improve package models with IBIS-ISS (an HSPICE subset) and Touchstone support
- Package modeling in IBIS stable since 2000
 - [Pin], [Package], [Package Model]
 - [Alternate Package Models] selector added
 - Limited support of loss, crosstalk and/or partitioning
- EBD (Electrical Board Description) for boards; No coupling and limited package model application
- □ IBIS, IBIS-ISS, Touchstone 2.0 and ICM are separate specifications
 - Limited interaction between them for package modeling
 - ICM (Interconnect Model) never adopted by industry