## DesignCon 2019 IBIS Mentions

## Classic IBIS

- 1. A Novel Platform PI Isolation Design Approach Upon IFPI with SPIM & UPIT
- 2. Analysis of Power Integrity Effects on Signal Integrity in FPGA DDR4 Memory Interfaces by Using PDN Resonance Peaks Based Worst Case Data Patterns (power aware)
- 3. Case Studies Isolating Types of Power-Integrity Effects on Signal-Integrity, and Means of Mitigation (power aware)
- 4. Modeling System Signal Integrity Dynamic to Achieve Optimal Memory Performance for DDR4 and Beyond
- 5. Overcoming DDR5 Simulation Challenges

## IBIS-AMI

- 1. Baseline Wander: Systematic Approach to Rapid Simulation and Measurement
- 2. COM & IBIS-AMI How They Relate & Where They Diverge
- 3. Design & Development of DDR5 IBIS-AMI Models
- 4. DFE Implementation and Optimization Considerations for Test and Measurement
- 5. Elimination of Highly Reflective Structures through Sliding Decision Feedback Equalization
- 6. Enabling IBIS-AMI Simulations for Systems Containing PAM4 Retimers at 112Gbps (retimer)
- 7. Evolution of Various Crosstalk Metrics and Evaluation Methods for High Speed Serial Link and Their Complementary Characteristics
- 8. Link Channel Mode Conversion and its Impact on 112Gbps PAM4 Systems
- 9. PCB Interconnect Modeling Demystified (BCI)
- 10. Spec-driven CTLE Model Synthesis through Reinforcement Learning
- 11. PANEL: Which Model When? Succeeding with IBIS-AMI
- 12. BOOT CAMP: The Art of Signal Integrity Analysis