DesignCon 2019 IBIS Summit Santa Clara, CA February 1, 2019

# On Die De-cap Modeling Proposal

Kazuki Murata (Ricoh Co.,Ltd.), Megumi Ono (Socionext Inc.) JEITA

Semiconductor & System Design Technical Committee

LPB Interoperable Design Sub-Committee

Modeling Working Group



#### Background

#### Proposal for On die De-cap model

### Measurement of On die De-cap

## Conclusion







#### Proposal for On die De-cap model

### Measurement of On die De-cap

## Conclusion





## Chip PDN characteristic

- Chip PDN characteristic
  - On die Resistance affects IR-Drop and Q factor
  - On die De-cap affects High frequency power-supply noise

Many papers reported in IBIS Summit describe importance of On die De-cap, because it is one of the few solution that reduce high frequency power-supply noise





# A Survey of On die De-cap model

However, board and system designers can hardly obtain
On die De-cap model

A Survey by JEITA LPB-SC MDL-WG @LPB developers workshop 2017.9.2



"Which model format is suitable for our customer?"



#### Background

## Proposal for On die De-cap model

### Measurement of On die De-cap

## Conclusion





## On die De-cap model in IBIS

It's time to add new IBIS keywords about On die De-cap!



(Another method: Support for De-caps using IBIS Version 7.0 will also be investigated.)



## On die De-cap model format proposal





# Topology of On die De-cap model

Model\_type Series

IBIS maker can choose which element to enable There are 30 circuit topologies Proposal: Model\_type PDN

Only one topology available On die De-cap, Resistance and Leak current can be represented





## On die De-cap model and real circuit





## Modeling On die De-cap

- I hope that chip vendor can easily provide On die De-cap model by this proposal
- However, even if this proposal is adopted, it takes some time to spread this model

"I want to know this chip's PDN model right now!" -> Try measuring



#### Background

#### Proposal for On die De-cap model



### Conclusion



# Measuring On die De-cap

Method

We measured impedance between VCC pin and GND pin by Impedance analyzer (or Network analyzer) Supply voltage was applied these pins also



JEITA member company's chip





## Measurement Result

- Measured capacitance values are almost the same as the design value
- Even if each company measures the same chip in different measurement environments, the capacitance values are almost the same







## Voltage dependence

Due to the voltage dependence, it is necessary to measure with the appropriate voltage applied





# Equivalent circuit

Measuring result can be represented in the following equivalent circuit





## Convert to IBIS

This equivalent circuit can be represented in proposed PDN model





# Trial simulation

Simulation using the IBIS model shown in the previous page



→ Please support our proposal in IBIS Model



#### Background

#### Proposal for On die De-cap model

#### Measurement of On die De-cap





## Conclusion

Chip PDN model is still not widespread. Therefore, we proposed to add an explicit keyword of chip PDN to IBIS.

And we introduced On die De-cap measuring method. Equivalent circuit made from measurement result can be represented in the new keyword.

We will submit a BIRD by March 14th. Please consider our proposal. And then, we hope that EDA tools will support it.

Thank you!

