

IBIS Editorial & Interconnect Task Groups

# IBIS Editorial & Interconnect Task Group Updates

Michael Mirmak ([michael.mirmak@intel.com](mailto:michael.mirmak@intel.com))

Presented at the IBIS Summit at DesignCon, January 31, 2025



intel<sup>®</sup>

# Editorial & Interconnect Basic Information



## Editorial Task Group


Integrates and assembles IBIS and other document changes into formal specifications

Live teleconferences are held Fridays, 8-9 AM US Pacific Time (only when Open Forum does not meet)

Web site: [https://ibis.org/editorial\\_wip/](https://ibis.org/editorial_wip/)

Freelists is the most active and up-to-date source for documents and discussion

- <https://freelists.org/archive/ibis-editorial/>



## Interconnect Task Group

Designs and writes technical changes to IBIS to support passive interconnect modeling formats

Live teleconferences are held Wednesdays, 8-9 AM US Pacific Time

Web site: [https://ibis.org/interconnect\\_wip/](https://ibis.org/interconnect_wip/)

Freelists is the most active and up-to-date source for documents and discussion:

- <https://freelists.org/archive/ibis-interconn/>

# Editorial Task Group Status & Issues

- IBIS 8.0 Draft 5 now available for review:
  
- BIRDs (Individual Technical Changes) Included in IBIS 8.0:
  - 223.1 [Add support for SPIM in IBIS](#)
  - 224 [New AMI Reserved Parameters for Ts4file port order](#)
  - 225 [Clarification for bus label rules](#)
  - 226 [PSIJ Sensitivity](#)
  - 227 [AMI Ignore Block Feature](#)
  - 228 [Pin Name Field Extension](#)
  - 229.1 [AMI Test Data Support](#)
  - 230.1 [Adding a Definitions Section to IBIS](#)
  - 231 [Clarifications on AMI Block Concepts](#)

Current focus is to ensure SPIM can be integrated without conflicts and with parsable rules

# Interconnect Task Group Status & Issues

- Touchstone 3.0 is being prepared by the Interconnect Task Group
- TSIRDs for Touchstone 3.0:
  - 7.2 [Standardized Pole-Residue Representation of Touchstone Data](#)
  - 8 [Option line changes](#)
  - (9) Port-mapping: WIP due to referencing concerns; see [Draft 11](#)
- Next tasks: update IBIS-ISS, the passive SPICE used in IBIS
  - Support for W-element “wrappers” around S-parameter data
  - Clarifications for Touchstone referencing, Touchstone 3.0 support

Current focus is to ensure Touchstone 3.0 supports compact network data, how it was generated, how to use it in circuit simulators, including automatic connections

# Work Areas in Detail for Discussion

- SPIM (Streamlined Power Integrity Modeling)
  - SPIM makes connectivity assumptions between IBIS, Touchstone (AC/transient analysis) and IBIS-ISS (DC)
  - Some of these involve rules beyond today's IBIS-ISS & SPICE approaches
  - Ensuring compatibility with IBIS [Pin] and [Bus Label], IBIS Interconnect, and EMD structures is not trivial
  - Additional discussion later in today's Summit
- Touchstone 3.0 Referencing
  - S-parameters often omit detail on how ports are referenced
  - That detail *can* be provided as part of a circuit "wrapper" ... but often isn't
  - EM and circuit simulators differ - "ground" is often a "dirty word"
  - Referencing is important for EMD, IBIS Interconnect (package), and complex C\_comp structures
  - As noted earlier, need to document data extraction and correct usage, particularly for automation

intel®