Two for One: SerDes Flows for AMI Model Development

Corey Mathis, Ren Sang Nah (MathWorks) Richard Allred, Todd Westerhoff (SiSoft)

> DesignCon 2016 IBIS Summit Santa Clara, California January 22, 2016

* Adapted from the DesignCon 2016 paper "Leveraging SerDes Flows for AMI Model Development"



hWorks∘

Background

- Good AMI models are hard to develop
 - Analog / algorithmic partitioning
 - IBIS-AMI requirements: samples per bit
 - Portability issues between EDA tools
- AMI development typically occurs "after the fact"
 - AMI Models are "customer collateral"
 - Created by different group

Norks∘

- Limited testing before distribution



SerDes Design


- Architectural models
 - Created up-front to define architecture & budgets
 - Limited design detail, execute relatively fast
 - Good for design budgets & control loop behavior
- Implementation models

Vorks∘

- Detail varies from architectural to gate to circuit level
- A "snapshot" of the design at a point in time
- This presentation is based on Architectural models



An AMI Model Primer



Fundamental Assumption

Model Components

SiSofi



AMI Simulation Primer

AMI Init

- Model configuration parameters
- Impulse response processing
- Linear, Time-Invariant (LTI)


AMI_Getwave

- Waveform processing
- Clock ticks
- Non-Linear, Time-Varying (NLTV)

AMI_Close

Clean up & exit

Algorithmic Model



- Network Characterization (Circuit Simulation)
- Channel Simulation (Signal Processing)


Channel Simulation


For more info: "Understanding IBIS-AMI Simulations", DesignCon 2015





SerDes Architectural Exploration






Typical flow: end to end link in Architectural simulator

athWorks

Our flow: leverage strengths of Architectural and AMI simulators



IBIS-AMI Model Development Loop



AMI Simulator

• Test case generation

athWorks[®]

• Batch & regression tests


Architectural Simulator

- Interactive design & analysis
- Test case debugging





Leveraging Existing Infrastructure




Build on existing capabilities for embedded software code generation

SiSoff



Mixing Structure and Code



- Key parts of SerDes designs are often implemented as "code"
- Ability to mix structure and code is critical

athWorks[®]




Creating Algorithmic Models

Identify model type

Select:	AMI version 6.0	
Solver	AMI Version 0.0	
Data Import/Export Optimization	AMI model type Init_Returns_Impulse	
 Diagnostics Hardware Implementation 	Maximum number of aggressors 32	
Model Referencing Simulation Target Code Generation Report Comments Symbols Custom Code Debug Interface	Number of bits to ignore 4	
	Generate 32-bit library	
	Generate cross-platform library (Windows only)	
	Name modifier for 32-bit Windows library _win32	
	Name modifier for 64-bit Windows library _win64	
Verification Code Style	Name modifier for 32-bit Linux library _glnx86	
Templates Code Placement	Name modifier for 64-bit Linux library _glnxa64	

Based on design characteristics (Init/LTI or Getwave/NLTV)

Identify AMI parameters



Generate Code & Compile


124	*TX FIR Filter Y Out1 = ((1.0 / rtb Tap Sum * TX FIR Filter P->am1 *
125	TX_FIR_Filter_U_Unequalized + 1.0 / rtb_Tap_Sum * TX_FIR_Filter_P->a0
126	TX_FIR_Filter_B->VariableIntegerDelay) + 1.0 / rtb_Tap_Sum *
127	<pre>TX_FIR_Filter_P->al * TX_FIR_Filter_B->VariableIntegerDelay1) + 1.0 /</pre>
128	<pre>rtb_Tap_Sum * TX_FIR_Filter_P->a2 * samples_per_bit;</pre>
129	}
130	
131	// Model update function
132	<pre>void TX_FIR_Filter_update(RT_MODEL_TX_FIR_Filter_T *const TX_FIR_Filter_N</pre>
133	real_T TX_FIR_Filter_U_Unequalized)
134	(
135	<pre>B_TX_FIR_Filter_T *TX_FIR_Filter_B = ((B_TX_FIR_Filter_T *)</pre>
136	<pre>TX_FIR_Filter_M->ModelData.blockIO);</pre>
137	DW_TX_FIR_Filter_T *TX_FIR_Filter_DW = ((DW_TX_FIR_Filter_T *)
138	<pre>TX_FIR_Filter_M->ModelData.dwork);</pre>
139	int_T idxDelay;
140	<pre>for (idxDelay = 0; idxDelay < 127; idxDelay++) {</pre>
141	// Update for Delay: ' <s1>/Variable Integer Delay'</s1>
142	<pre>TX_FIR_Filter_DW->VariableIntegerDelay_DSTATE[idxDelay] =</pre>
143	<pre>TX_FIR_Filter_DW->VariableIntegerDelay_DSTATE[idxDelay + 1];</pre>
144	
145	<pre>// Update for Delay: '<s1>/Variable Integer Delay1'</s1></pre>
146	<pre>TX_FIR_Filter_DW->VariableIntegerDelay1_DSTATE[idxDelay] =</pre>
147	<pre>TX_FIR_Filter_DW->VariableIntegerDelay1_DSTATE[idxDelay + 1];</pre>
148	
149	<pre>// Update for Delay: '<s1>/Variable Integer Delay2'</s1></pre>
150	<pre>TX_FIR_Filter_DW->VariableIntegerDelay2_DSTATE[idxDelay] =</pre>
151	<pre>TX_FIR_Filter_DW->VariableIntegerDelay2_DSTATE[idxDelay + 1];</pre>
152	}
162	
	C++ code
	TX FIR Filter
	(Reserved_Parameters
	<pre>(Baserved_Faramters (Add_Version (Dasgs Enfo) (Type String) (Default "6.0") (Description "Add_Version")) (Init_Betrues_Lappaise (Dasge Info) (Type Scolean) (Default Three) (Description "Init_Seturns_Lappaise"))</pre>
	(Beserved Parameters (AMC Version (Hosp Info) (Type String) (Defmit "6.0") (Description "MCL Version")) (Init Setures Leptise (Desp Info) (Type Stolem) (Default True) (Description "Init Setures Leptise")) (DefMires_Leptises (Desp Info) (Type Stolem) (Default Thrue) (Description "Ackive_Exists"))
	<pre>(Baserved_Faramters (Add_Version (Dasgs Enfo) (Type String) (Default "6.0") (Description "Add_Version")) (Init_Betrues_Lappaise (Dasge Info) (Type Scolean) (Default Three) (Description "Init_Seturns_Lappaise"))</pre>
	Description Januaries (adl.)persion (parallel parallel parallel parallel parallel parallel parallel parallel parallel parallel (parallel parallel p
	(Bearing Argumenters (Adl Units) (Gape 2010) (Physe String) (Default *4.0*) (Description *Adl Version*1) (Chill Units) (Description (Gape 2010) (Physe Strings) (Default %1) (Description *Adl Version*1) (Chill Units) (Description (Gape 2010) (Physe Strings) (Default %2) (Description *Adl Version (Existent)) (Bala Nati Approxements (Gape Andro) (Physe Strings) (Default %2) (Default %2) (Description *Adl Version (Existent))
	<pre>Description Linearies (dd) Descine (Description First) (Default %4.9) (Description "Add_Version")) (dd) Descine (Description Schl) (type Notions) (Default Tring) (Description "Ling Lecture Deplace")) (dd) Description (Description (Description (Default Tring) (Description "Ling Lecture Deplace")) (dd) Description (Description (Description (Default 4) (Description "Epise_Elist")) (Description (Description (Description (Default 4) (Description "Epise_Elist")) (Description (Description (Description (Default 4) (Description "Epise_Elist")) (Description (Description (Description (Default 4) (Description "Epise_Elist")) (d) (Description (Description (Default 4) (Description "Epise_Elist")) (d) (Description (Description (Default 4) (Description "Epise_Elist")) (d) (Description (Description (Default 4) (Description (Description "Epise_Elist")) (d) (Description (Description (Description (Default 4) (Description "Epise_Elist")) (d) (Description (Description (Description (Description (Description "Epise_Elist"))) (d) (Description (</pre>
	[Bernfel, Pressfer] [Bernfel, Pressfer] [Mill. Jermed Jermel (Step Enroll) (Press Enroll) (Step Enroll) (Step Enroll) [Mill. Jermel Jermel (Step Enroll) (Press Enroll) (Step Enroll) (Step Enroll) (Step Enroll (Step Enroll) (Press Enroll) (Step Enroll) (Step Enroll) [Mill. Jermel (Step Enroll) (Press Enroll) (Step Enroll) (Step Enroll) [Mill. Jermel (Step Enroll) (Press Enroll) (Step Enroll) (St

.ami file


SiSoff



IBIS-AMI Model Types



Simple, linear, non-adaptive → "Init" or LTI model



RX: CTLE, Saturation, 8 tap DFE, CDR


thWorks[®]

Complex, non-linear, adaptive → "Getwave" or NLTV model

Design characteristics drive proper IBIS-AMI model type



A Simple AMI Transmitter



Channel behavior with & without equalization

SiSoff



Generated C++ Code

```
rtb Tap Sum = ((fabs(TX FIR Filter P->am1) + fabs(TX FIR Filter P->a0)) + fabs
               (TX FIR Filter P->a1)) + fabs(TX FIR Filter P->a2);
// Product: '<S1>/samples per bit' incorporates:
// Constant: '<S1>/bit time '
// Constant: '<S1>/sample interval '
samples per bit = TX FIR Filter P->bit time / TX FIR Filter P->sample interval;
// Delay: '<S1>/Variable Integer Delay' incorporates:
// Delay: '<S1>/Variable Integer Delay1'
// Delay: '<S1>/Variable Integer Delay2'
// Inport: '<Root>/In1'
if ((samples per bit < 1.0) || rtIsNaN(samples per bit)) {
 TX FIR Filter B->VariableIntegerDelay = TX FIR Filter U Unequalized;
 TX FIR Filter B->VariableIntegerDelay1 =
   TX FIR Filter B->VariableIntegerDelay;
  samples per bit = TX FIR Filter B->VariableIntegerDelay1;
 else {
 if (samples per bit > 128.0) {
   samples per bit 0 = 128U;
  } else {
   tmp = floor(samples per bit);
   if (rtIsNaN(tmp) || rtIsInf(tmp)) {
     samples per bit 0 = 0U;
   } else {
     samples per bit 0 = (uint32 T) fmod(tmp, 4.294967296E+9);
```

Model behavior

//Bind model parameters amiContainer->TX FIR Filter P.a0 = param[0].p val.dbl val; amiContainer->TX FIR Filter P.a1 = param[1].p val.dbl val; amiContainer->TX FIR Filter P.a2 = param[2].p val.dbl val; amiContainer->TX FIR Filter P.am1 = param[3].p val.dbl val; amiContainer->TX FIR Filter P.bit time = bit time; amiContainer->TX FIR Filter P.sample interval = sample interval;

```
//Bind model data
amiContainer->TX FIR Filter M->ModelData.defaultParam =
 &(amiContainer->TX FIR Filter P);
amiContainer->TX FIR Filter M->ModelData.blockIO =
 &(amiContainer->TX FIR Filter B);
amiContainer->TX FIR Filter M->ModelData.dwork =
  &(amiContainer->TX FIR Filter DW);
```


AMI wrapper

13

SiSofi

```
fathWorks®
```

Architectural vs. AMI Results




Test bench

TX output resistance	50 ohms	
TX output capacitance	0.5 pF	
TX output voltage supply	1 volt	
TX output rise/fall time	10 ps	
TX EQ applied	Cursor = 0.715, 1 st	
	Postcursor = -0.285	
Data rate	100ps	
Channel model	Simple lossy stripline	
RX input resistance	50 ohms	
RX input capacitance	Zero	
RX EQ applied	None	

athWorks®

Architectural simulation ends, AMI simulation run for more bits




Output waveform comparison

14



USB 3.0 Receiver Model



• Low power mobile receiver with multi-protocol support

hWorks∘


- Design challenge: balance AGC, linear/non-linear EQ and CDR
- USB3.0 On-the-Go (OTG) support especially challenging



Model Correlation




[athWorks®



Architectural Model

AMI Model



Receiver hardware reports eye height and width based on sampling clock




Other Findings

Adaptive settings Programmable settings Timers Timers Timers UMS FET SLW TYPE SLW TY

- Expose "extra" controls and outputs
- Internal testing & design tuning
- Internal regression testing

athWorks®

External (customer) models





- Fewer exposed controls & outputs
- Early models for key customer feedback




Other Findings

<u>Throughput</u>







data_clock_position + (1+cdr_ref)*samples_per_bit-1;

AMI Compliance


• AMI models run 4-8x faster than their Architectural counterparts

athWorks

 Running AMI simulations in parallel can provide ~150x speedup for regression testing

- AMI requires models run at any setting of "samples per bit"
- Architectural models can be set up to meet this requirement






Two for One: SerDes Flows for AMI Model Development



AMI RX - Architectural Simulation







lathWorks®

20

AMI RX – Compiled Model




Eye Diagram Output



Clock Output


[athWorks®




Control Inputs

Performance Test	Simulation Time	Reference Time	Relative Speed
Statistical	1 sec	1 sec	1.000x
TimeDomain_008spb	1.46 min/Mbit	1.30 min/Mbit	0.889x
TimeDomain_016spb	1.87 min/Mbit	1.46 min/Mbit	0.783x
TimeDomain_032spb	3.33 min/Mbit	2.60 min/Mbit	0.781x
TimeDomain_064spb	7.97 min/Mbit	6.02 min/Mbit	0.755x
TimeDomain_128spb	27.97 min/Mbit	22.77 min/Mbit	0.814x

Simulation Speed



Compliance - Samples/Bit



Compliance - Block Size

Comparable to hand-written models

SiSofi

Summary

- AMI models can be created from Architectural models normally created during the SerDes design cycle
- The parameters exposed in an AMI model can be varied depending on the application
- Models produced with this process behave just like any other well-constructed AMI model

