DesignCon 2020 IBIS Summit Santa Clara, California January 31<sup>st</sup>, 2020

#### The On Die De-cap Modeling Proposal (BIRD198) JEITA

#### Semiconductor & System Design Technical Committee Semiconductor Design Technology Subcommittee

Presenter : Genichi Tanaka (Renesas Electronics Corporation)

Co-Authors: Atsushi Tomishima (Toshiba Electronic Devices & Storage Corporation)

Megumi Ono (Socionext Inc.)



### Agenda

#### Background

#### Proposal for On Die De-cap Model

#### Feedback and Updating

### Conclusion



### Agenda

#### Background

#### Proposal for On Die De-cap Model

#### Feedback and Updating


### Conclusion



## Chip PDN Characteristic

- Chip PDN characteristic
  - On die resistance affects IR-Drop and Q factor
  - On die de-cap affects high frequency power-supply noise


Many papers reported in IBIS Summit describe importance of On die de-cap, because it is one of the few solutions to reduce high frequency power-supply noise



# A Survey of On Die De-cap Model

However, board and system designers can hardly obtain
 On die de-cap model

A Survey by JEITA LPB-SC MDL-WG @LPB developers workshop 2017.9.2



"Which model format is suitable for our customer?"



### History of Our Proposal

#### Nov. 17, 2017 Asian IBIS Summit Tokyo, JAPAN

Proposal(Draft1)		
Asian IBIS Summit Tokyo, JAPAN November 17, 2017	Sep. 8, 2018 LPB workshop	
On die De-cap Modelin	Proposal(Draft2)	
Murata Kazuki (RICOH CON JEITA Semiconductor & System Design T	オンチップデキャップ考慮の	<u>Feb. 1, 2019 DesignCon 2019 IBIS Summit</u> Proposal(Final)
LPB Interoperable Design Su Modeling Working G	必要性と測定方法	DesignCon 2019 IBIS Summit
Copyright® JEITA SD-TC All Rights Reserved 2013	坂田和之(ルネサスエレクトロニクス)、村田和 JEITA半導体&システム設計技術委員	
https://ibis.org/summits/nov17c/murata.pdf	LPB相互設計サブコミッティ モデリングワーキンググループ	On Die De-cap Modeling Proposal
	Copyright© JEITA SD-TC All Rights Reserved 2017	Kazuki Murata (Ricoh Co.,Ltd.), Megumi Ono (Socionext Inc.) JEITA
		Semiconductor & System Design Technical Committee LPB Interoperable Design Sub-Committee Modeling Working Group
		Copyright® JEITA SD-TC All Rights Reserved 2019 Page1
		https://ibis.org/summits/feb19/murata.pdf





### **History of Our Proposal**

March 11, 2019: Submitted <u>https://ibis.org/birds/</u>

#### **Buffer Issue Resolution Documents (BIRD)**

To submit a BIRD to the IBIS Open Forum, please use the BIRD Template, Rev. 1.3.

ID#	Issue Title	Requester	Date Submitted	Date Accepted	Supporting Version
200	C_comp Model Using IBIS-ISS or Touchstone	Randy Wolff, Micron Technology, Inc. Walter Katz, Signal Integrity Software, Inc.	July 9, 2019	September 27, 2019	
	Fix Rx Receiver Sensitivity Inconsistencies	Arpad Muranyi, Mentor a Siemens Business	March 19, 2019	June 7, 2019	
	(Power Distribution Network) Modeling	Kazuki Murata; Ricoh Co., Ltd.; Miyoko Goto; Ricoh Co., Ltd.; Kazuyuki Sakata; Renesas Electronics Corporation; Kazunori Yamada; Renesas Electronics Corporation; Kouji Ichikawa; Denso Corporation; Atsushi Tomishima; Toshiba Electronic Devices & Storage Corporation; Takashi Hasegawa; Sony LSI Design Inc.; Koichi Seko, Panasonic Industrial Devices Systems and Technology Co., Ltd.; Toshiki Kanamoto; Hirosaki University Megumi Ono; Socionext Inc.	March 11, 2019		

```
IBIS Specification Change Template, Rev. 1.3
```

#### BUFFER ISSUE RESOLUTION DOCUMENT (BIRD)

Ltd.;+ DATE S DATE R DATE A DEFINIT To resolv taken acc using the However Mapping usage of ' Model Ma and [R lea SOLUTI The IBIS Table 1: Sol

BIRD NUMBER:	1984			
ISSUE TITLE: Modeling	Keyword additions for On Die PDN (Power Distribution Network)			
REQUESTOR:	Kazuki Murata; Ricoh Co., Ltd.; e			
	Miyoko Goto; Ricoh Co., Ltd.;+			
	Kazuyuki Sakata; Renesas Electronics Corporation;+1			
Kazunori Yamada; Renesas Electronics Corporation;+/				
	Kouji Ichikawa; Denso Corporation;4			
	Atsushi Tomishima; Toshiba Electronic Devices & Storage Corporation;e			
	Takashi Hasegawa; Sony LSI Design Inc.;+			
	Koichi Seko, Panasonic Industrial Devices Systems and Technology Co.,			
Ltd.;+'				
	Toshiki Kanamoto; Hirosaki Universitye			
	Megumi Ono; Socionext Inc.+'			
DATE SUBMITTED:	March 11, 2019-			
DATE REVISED:	له			
DATE ACCEPTED:	له			
4				
DEFINITION OF THE I				
To restore the power-supply noise issue, especially high frequency range, on die decap should be taken account into the simulation. With uncert BIS versions, "On De FDN", can be defined by using the keyword [Series Pin Mapping] and "Model_type Series". $\omega$ with worker, this method seems not to be widdly recognized, because the keyword [Series Pin Mapping] and "Model_type Siries" don't make imagine to describe the on die FDNmodel. To ease usage of "On De FDN" in the BISs model, this BIRD process to add thene with keywords [FDN Model Mapping]. "Model type FDN", [C pdn], [R pdn], [R leak], [C pdn corner], [R pdn corn				
SOLUTION REQUIREMENTS:				
The IBIS specification must	st meet these requirements:+/			
Table 1: Solution Requirements.				

Requirement	Notes
1. A new keyword is defined under [Component]:e <sup>i</sup> [PDN Model Mapping]e <sup>i</sup>	P
<ol> <li>A new sub parameter is defined under [Model]: "Model_type PDN"<sub>\$\varphi\$</sub></li> </ol>	ę



### Agenda

#### Background

### Proposal for On Die De-cap Model

#### Feedback and Updating


### Conclusion





### Proposal

Model






Page9

### **Correlation between Measurement and Model**

Our proposed model is correlated with the measurement results.






Copyright© JEITA SD-TC All Rights Reserved 2020

Page10

### Simulation Results

Simulation results using the proposed IBIS model



The expected result was obtained while using a simulator



### Agenda

#### Background

#### Proposal for On Die De-cap Model

### Feedback and Updating

### Conclusion



### Original vs. Latest

	BIRD198 Original	Latest proposal	Latest feedback from ATM task group
Connection	Pin	Bus_label	Bus_label or signal_name
Parent	[Model]	[Component]	[Component]
Model selecting Method	✓ [Model Selector]	✓ New method [PDN Domain]& [PDN Model]	✓ New method [PDN Domain]& [PDN Model]
Corner definition	✓ The order of the values is not related to magnitude	✓ The order of the values is not related to magnitude Naming Rule : C_pdn_case R_pdn_case R_leak_case	✓ The order of the values is not related to magnitude Naming Rule : C_pdn R_pdn R_leak
Base structure	Series Model	New syntax	New syntax
EDA Vendor	Difficult implementation	Easy implementation	Easy implementation



### Latest Proposal


	BIRD198 Original	Latest proposal	Latest feedback from ATM task group
Connection	Pin	Bus_label	Bus_label or signal_name
Parent	[Model]	[Component]	[Component]
Model selecting Method	✓ [Model Selector]	✓ New method [PDN Domain]& [PDN Model]	✓ New method [PDN Domain]& [PDN Model]
Corner definition	✓ The order of the values is not related to magnitude	✓ The order of the values is not related to magnitude Naming Rule : C_pdn_case R_pdn_case R_leak_case	✓ The order of the values is not related to magnitude Naming Rule : C_pdn R_pdn R_leak
Base structure	Series Model	New syntax	New syntax
EDA Vendor	Difficult implementation	Easy implementation	Easy implementation



# Case Study (VCC-VSS)

Assuming that 'Chip-A' model has:

- ✓ Core circuit and core supply voltage VCC-VSS with MIM capacitor.
  - Capacitor by MOS depends on voltage range
  - Capacitor by MIM does not depend on MOS process
- ✓ DDR3/3L/4 combo PHY and PHY supply voltage VDD-VSS.
  - Capacitor by MOS depends on voltage range
  - Typical VDD voltage changes 1.5V, 1.35V or 1.2V due to mode.






# Case Study (IBIS Syntax)

[PDN Domain] PDN for VCC Rail_Bus_Labels VCC VSSThe order of the columns do not not 25 125The order of the columns do not matter at all.						
dium MIM						
270n	220n	320n				
2.18m	2.67m	0.98m				
5k	8 k	2 k				
[End PDN Model] [PDN Model] With Large MIM						
	230n	330n				
		0.87m				
	8 k	2 k				
[End PDN Model] [PDN Model] With Small MIM						
	210n	310n				
		1.01m				
		2 k				
0.11	0.12	<b>—</b>				
	1.0 25 1 F SS dium MIM 270n 2.18m 5k rge_MIM 280n 1.93m 5k all_MIM 260n	1.0 0.9 col 25 125 r SS r SS r SS r Colum MIM 270n 220n 2.18m 2.67m 5k 8k rge MIM 280n 230n 1.93m 2.30m 5k 8k all MIM 260n 210n 2.31m 2.86m				




### Case Study (EDA Selects Value)



# Case Study (VDD-VSS)

Assuming that 'Chip-A' model has:

- ✓ Core circuit and core supply voltage VCC-VSS with MIM capacitor.
  - Capacitor by MOS depends voltage range
  - Capacitor by MIM does not depend MOS process
- ✓ DDR3/3L/4 combo PHY and PHY supply voltage VDD-VSS.
  - Capacitor by MOS depends on voltage range
  - Typical VDD voltage changes 1.5V, 1.35V or 1.2V due to mode.






### Case Study (IBIS Syntax)

[PDN Domain] PDN_for_VI				
Rail_Bus_Labels V				
VDD Voltage	1.5	1.425	1.575	
[PDN Model] DDR3				
C_pdn_case		4n	6n	
R pdn case		30m		10m
R leak case	15k	17k		11k
[End PDN Model]				
VDD Voltage	1.35	1.283	1.425	
[PDN Model] DDR31				
C pdn case	3n	2n	4.2n	
R pdn case	20m	30m		10m
R <sup>-</sup> leak case		17k		11k
[End PDN Model]				
	1.2	1.14	1.26	
	1.5n	1n	1.8n	
<u>+</u>				10m
		_ , , , ,		
<pre>VDD Voltage [PDN Model] DDR4 C_pdn_case R_pdn_case R_leak_case [End PDN Model] [End PDN Domain]</pre>	1.5n 20m	1.14 1n 30m 17k	1.8n	10m 11k



# Case Study (EDA Selects Value)



[End PDN Domain]

### Latest Feedback

	BIRD198 Original	Latest proposal	Latest feedback from ATM task group
Connection	Pin	Bus_label	Bus_label or <b>signal_name</b>
Parent	[Model]	[Component]	[Component]
Model selecting Method	✓ [Model Selector]	✓ New method [PDN Domain]& [PDN Model]	✓ New method [PDN Domain]& [PDN Model]
Corner definition	✓ The order of the values is not related on magnitude	✓ The order of the values is not related on magnitude Naming Rule : C_pdn_case R_pdn_case R_leak_case	✓ The order of the values is not related on magnitude Naming Rule : C_pdn R_pdn R_leak
Base structure	Series Model	New syntax	New syntax
EDA Vendor	Difficult implementation	Easy implementation	Easy implementation



# Latest Feedback1 from ATM Task Group

Changes to consider:

 The Rail\_Bus\_labels subparameter should be changed to allow for declaration by bus\_label or signal\_name. Still scoped under [PDN Domain], possible syntax is:

Bus\_label VCC1 | the beginning letter is upper case Signal\_name VSS

We could have separately as another set of terminals under a different [PDN Domain]:

Signal\_name VCC Signal\_name VSS

Note if VCC1 is a bus\_label of VCC, than we have shorted all VCC terminals and there is no separate VCC1 terminal. All of this needs to be considered. Rules in Interconnect modeling may help describe this.

Also, this would be illegal because one is a self-referencing subset of the other:

- "\_case" could be removed for the names of the "C\_pdn, R\_pdn, and R\_leak" parameters for simplification.
- The examples should show "1G" for R\_leak, since only "G" is defined in Section 3.2 SYNTAX RULES as a valid scale factor. "g" is not defined as valid.
- 4. It is not necessary, but you might consider wrapping all [PDN Domain]/[End PDN Domain] sections within a [Begin PDN Domains]/[End PDN Domains] keyword pair. This simplifies scoping of the whole section under [Component]. Otherwise, you could write a rule requiring all [PDN Domain]/[End PDN Domain] sections be grouped together. Without a requirement, these sections could be spread out amongst other keyword sections under a [Component], making it difficult to read and parse.

Bus\_label VCC1 Signal\_name VC



### Latest Feedback1 from ATM Task Group

Changes to consider:


1. The Rail\_Bus\_labels subparameter should be changed to allow for declaration by bus\_label or signal\_name. Still scoped under [PDN Domain], possible syntax is: Bus\_label VCC1 | the beginning letter is upper case Signal\_name VSS

We could have separately as another set of terminals under a different [PDN Domain]:

Signal\_name VCC Signal\_name VSS



# Case Study (IBIS Syntax)



> Bus\_label VCC1 Signal\_name VSS



Mapping]:

# Latest Feedback2 from ATM Task Group

Some rules to define with text and examples:

- 1. "NA" is allowed for slow/fast column values of C\_pdn, R\_pdn, and R\_leak. This aligns with other parameters in IBIS. If the slow or fast column value is NA, then the EDA tool shall use the Typ value for simulation.
- 2. A PDN Model may contain:
  - a. C\_pdn, R\_pdn, and R\_leak parameters
  - b. Only C\_pdn and R\_pdn parameters. R\_leak is assumed to be a large value (e.g. 1G).
  - c. Only C\_pdn and R\_leak parameters. R\_pdn is assumed to be a small value (e.g. 0.0).
  - d. Only C\_pdn. R\_pdn is assumed to be a small value (e.g. 0.0). R\_leak is assumed to be a large value (e.g. 1G).
  - e. Only R\_leak.
- 3. Allowed values for C\_pdn, R\_pdn, and R\_leak parameters should be defined:
  - a. C\_pdn shall be a non-negative number (positive or zero)
  - b. R\_pdn shall be a non-negative number (positive or zero)
  - c. R\_leak shall be a positive number (zero is not allowed)
- 4. [PDN Model] default selection rule should be defined. Example below mirrors the statement from [Model Selector]. The first [PDN Model] entry under the [PDN Domain] keyword shall be considered the default by the EDA tool.



# Proposal from JEITA

#### We mostly agree [ATM Task Group Proposal].


- 2. A PDN Model may contain:
- a. C\_pdn, R\_pdn, and R\_leak parameters
- b. Only C\_pdn and R\_pdn parameters. R\_leak is assumed to be a large value (e.g. 1G).
- c. Only C\_pdn and R\_leak parameters. R\_pdn is assumed to be a small value (e.g. 0.0).
- d. Only C\_pdn. R\_pdn is assumed to be a small value (e.g. 0.0).

R\_leak is assumed to be a large value (e.g. 1G).

e. Only R\_leak.

#### Our proposal is


#### "All parameters(C\_pdn, R\_pdn, and R\_leak) must be defined." "The purser and EDA tool will give the error in case of the lack of definition"







### Case Study (IBIS Syntax)





### Agenda

#### Background

#### Proposal for On Die De-cap Model

#### Feedback and Updating

### Conclusion





### Conclusion

Chip PDN model is still not widespread. Therefore, we proposed to add an explicit keyword of chip PDN to IBIS.

Our proposal was registered as BIRD198 and it has been discussed in IBIS Open Forum since this March 2019.

Thanks to the excellent discussion with the task group, the improved BIRD will be completed soon.

We plan to update BIRD198 to BIRD198.1 by March 13, 2020.

We expect that BIRD198.1 will be adopted and will be useful to many IBIS users.

Thank you!

