



Hybrid European IBIS Summit at SPI 2026

Turin, Italy

June 17, 2026



# IBIS for I3C serial transmission

Presenter: Fabio Brina

Author: Fabio Brina

STMicroelectronics


# Agenda

- 1 Introduction to **I3C** protocol and comparison with SPI and I2C
- 2 Characterization of I3C driver through IBIS **I/O** and IBIS **I/O\_open\_drain**
- 3 Simulation of I3C IBIS models into a specific **Test-bench** with both IBIS types
- 4 Simulation of the wasted **Power** of I3C IBIS Test-bench
- 5 Considering the opportunity to update the **I/O\_open\_drain** Model Type to include an Internal *pull-up resistor* in the open drain structure


- **I3C (Improved Inter Integrated Circuit)** is a serial half-duplex communication protocol developed initially by the MIPI Alliance.
- **I3C** protocol consider **Start** and **Stop** conditions in any transmission
- **I3C** protocol after each **Start** consider **7 bits of address** assigned by **controller**;
- **I3C** protocol consider **9 bits frame** for data (the 9<sup>th</sup> bit is the T-bit) *write* or *read* operations
- **I3C** devices use **dynamic** address which are assigned by the controller on the bus (this is called DAA: Dynamic Address Assignment)

# I3C Bus Applications

## I3C Capabilities



I3C application is particularly suitable for communications in multi-sensors with Microcontrollers :




# SPI – I2C – I3C

## Comparisons:

<b>SPI</b>	<b>I2C</b>	<b>I3C</b>
<b>Full duplex communications</b>	<b>Each device in the bus is independently addressable</b>	<b>Multi-drop capability and dynamic addressing</b>
<b>4 wires, plus separate wires for Interrupts</b>	<b>2 wires, plus separate wires for Interrupts</b>	<b>only two wires</b>
<b>speed (typ): 10 - 20 Mbps</b>	<b>speed (typ): 100 - 400 Kbps</b>	<b>speed (typ): 12.5 Mbps</b>
<b>Push-Pull drivers</b>	<b>Open Drain drivers</b>	<b>Open Drain &amp; Push-Pull drivers</b>


# SPI – I2C – I3C

## Wire Connections:



# SPI – I2C – I3C


## SPI



Push-Pull

Model\_type:  
I/O


## I2C



Open-Drain

Model\_type:  
I/O\_open\_drain

## I3C



P-P / O-D

Model\_type:  
?

IBIS Modeling


# I3C communication

## I3C – SDR Mode (Single Data Rate)

SCL operates as Clock signal , SDA is in **Open Drain** mode (Addressing);


SCL high period is 45ns, the frequency is around 4MHz.

After *ACK* the Controller change SDA in **Push-Pull** mode and SCL increase its Clock to **12.5 MHz** (period = 80ns)



# I3C communication


## I3C – SDR Mode (Single Data Rate)



ACK bit confirm the address assignment to the Slave is correct


T-bit is an *odd-parity* bit (when Controller is writing)

T-bit is an *end of data* flag (when Controller is reading)




# IBIS models for I3C


## I3C



## IBIS I/O Structure



## IBIS I/O\_open\_drain Structure



# IBIS models for I3C

## IBIS I/O Model

```
*****
      Model mod_sda push_pull
*****

[Model]      mod_sda_pp
Model_type  I/O
Polarity    Inverting
Enable      Active-High
Vinl   =    0.540V
Vinh   =    1.260V
Vmeas   =    0.900V
Cref    =    50pF

C_comp      0.843pF  0.769pF  0.925pF

[Model Spec]
Vinl   0.540V  0.486V  0.594V

...

```

## IBIS I/O\_open\_drain Model

```
*****
      Model mod_sda open_drain
*****

[Model]      mod_sda_od
Model_type  I/O_open_drain
Polarity    Inverting
Enable      Active-High
Vinl   =    0.540V
Vinh   =    1.260V
Vmeas   =    0.900V
Cref    =    50pF
Rref    =    10k
Vref    =    1.80V

C_comp      0.843pF  0.769pF  0.925pF




[Model Spec]
Vinl   0.540V  0.486V  0.594V

...

```

# IBIS models vs Original driver


## IBIS I/O\_open\_drain Model



## IBIS I/O Model




# IBIS test-bench for I3C




- dynamic model switch -

Consider a more specific test-bench with two slaves:




# IBIS test-bench for I3C



# IBIS test-bench for I3C

address [345n , 365n]




## Undershoot:

SDA:  $\Delta V_u = 0 - (-0.114V) = 0.114V \rightarrow 6.3\%$

SL2:  $\Delta V_u = 0 - (-0.42V) = 0.42V \rightarrow 23.3\%$

SL1:  $\Delta V_u = 0 - (-0.58V) = 0.58V \rightarrow 32.2\%$

data [2.8u , 2.85u]




## Overshoot:

SDA:  $\Delta V_o = 1.84V - 1.8V = 0.04V \rightarrow 2.2\%$

SL2:  $\Delta V_o = 2.12V - 1.8V = 0.32V \rightarrow 17.7\%$

SL1:  $\Delta V_o = 2.214V - 1.8V = 0.414V \rightarrow 23.0\%$

# IBIS power dissipation for I3C





During Open drain mode SDA Low Voltage is not zero but 19mV and the current  $I(Rpu)=1.27mA$ , so this cause a Static Power (that is around 24uW); The dynamic Power during SDA Rising has a peak of 578uW;

During I/O mode SDA Voltage switch from 0V to 1.8V, so here we don't have static Power, only dynamic Power during SDA Rise/Fall edges;

# I2C Rpull-up

I2C needs a resistor Rpu to rise signal to VDD:



When SDA is Low:

$$I_{pu} = VDD / R_{pu}$$

$$P_{pu} = \frac{VDD^2}{R_{pu}}$$

is the Power **wasted** in the Pull-up Resistor

Pull-up Resistance:


$$R_{pu(min)} < R_{pu} < R_{pu(max)}$$

$$R_{pu(min)} = \frac{V_{dd} - V_{OL}}{I_{OL}}$$

$$R_{pu(max)} = \frac{t_r}{0.8473 C_b}$$

# I3C Rpull-up

I3C pull-up the SDA to High through a PMOS (in push-pull mode)



when I3C is in Master Mode the Rpu can be Enabled (On), if the I3C is in Slave Mode, the Rpu is disabled;


$$R_{pu} = R_{pu\_int}$$

$$R_{pu} = R_{pu\_int} // R_{pu\_ext}$$


I3C usually have an *Internal* resistance of pull-up, but in base to the **Cb** (total bus capacitance) the Pull-up resistance could be not sufficient; So often *external* resistance is defined in the PCB and allows to have a correct speed during the open drain mode.

# IBIS new Model Type (suggestion)


## IBIS I/O\_open\_drain



## IBIS I/O\_open\_drain\_rpu




New **Model type**: I/O\_open\_drain  
with **Internal Rpu** resistance:  
**I/O\_open\_drain\_rpu**  
(or with a set of values)




# IBIS Model Type (suggestion)


## IBIS I/O\_open\_drain



## IBIS I/O\_open\_drain\*




Or **Model type**: I/O\_open\_drain and insert the **Rpu** resistance into the [POWER Clamp] curve




# IBIS new Model Type (suggestion)

IBIS I/O\_open\_drain



IBIS I/O\_open\_drain\_rpu



the **Model type**: I/O\_open\_drain with **Internal Rpu** resistance allows the user to consider the Output pad directly with the Cb (or the T-line)

*Thank you*

*Fabio Brina*

# Our technology starts with You



Find out more at [www.st.com](http://www.st.com)

© STMicroelectronics - All rights reserved.

ST logo is a trademark or a registered trademark of STMicroelectronics International NV or its affiliates in the EU and/or other countries.

For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks).

All other product or service names are the property of their respective owners.

