LIM – A General-Purpose Simulator for High-Speed Circuit Design

> José E. Schutt-Ainé, UIUC Thong Nguyen, Synclesis Daniel Shaw, Synclesis

> > IBIS Summit May 10, 2023 Aveiro, Portugal

> > > ummit, Aveiro, 2023



## Outline

LIM vs MNA
LIM Components
LIM & IBIS
LIM & Macromodeling
LIM Format & Support



## **Commercial Simulators - Comparison**

	Vendor_0	Vendor_1	Vendor_2	Vendor_3	Vendor_4	Vendor_5	LIM
Frequency Dependence	NO	YES	YES	NO	NO	YES	YES
Uses MNA	YES	YES	YES	YES	YES	YES	NO
							NOT
BSIM-CMG	NO	YES	YES	YES	YES	NO	YET

MNA: Modified Nodal Analysis



# Why LIM?

- MNA has <u>super-linear</u> numerical complexity
- LIM has linear numerical complexity
- LIM has no matrix ill-conditioning problems
- Accuracy and stability in LIM are easily controlled
- LIM is much faster than MNA for large circuits



# LIM: Leapfrog Method





Leapfrog method achieves second-order accuracy, i.e., error is proportional to  $\Delta t^2$ 



# VinC – Voltage in Current\*



#### VinC formulation achieves higher accuracy and stability

\* K.H. Tan, P. Goh and M.F. Ain, "Voltage-in-current formulation for the latency insertion method for improved stability", *Electronics Letters*, vol. 52, no. 23, Nov. 2016, pp. 1904-1906.



## LIM vs SPICE

#### **Simulation Times**

No of Nodes	20,000	30,000	40,000	50,000	
SPICE (sec)	1224	2935	4741	7358	LIM v.s. SPICE
LIM (sec)	9	13	17	21	00 UI Jone 100 UI
Speedup	136	225	278	350	40 20 0



2

# Example – RLGC Grid

• Comparison of runtime for LIM and Vendor\_3.



- LIM exhibits linear numerical complexity!
  - Outperforms conventional SPICE-like simulators.



## LIM – Simulation of Large Circuits





- 2,029,744 series resistors
- 380,742 shunt resistors
- 380,742 series capacitors
- 380,742 shunt capacitors
- 381 series inductors
- 835,858 series voltage sources
- 381 shunt voltage sources
- 761,484 shunt current sources

VENDOR\_3: 1 day 20 hours 44 minutes



## Large Circuit Results\*

Circuit size No. of (in pixels) nodes	No. of	No. of	Time per it	Speedup ratio	
	TFTs	Vendor_5	VinC LIM		
20×12	5,867	5,040	0.032	0.015	$2.13 \times$
$25 \times 20$	12,159	10,500	0.080	0.030	$2.67 \times$
80×36	69,479	60,480	0.803	0.182	$4.41 \times$
$100 \times 100$	240,851	210,000	6.362	0.677	$9.40 \times$
$320 \times 180$	1,383,915	1,209,600	256.51	4.118	$62.29 \times$
$640 \times 360$	5,532,627	4,838,400	4393.41	18.83	$233.32 \times$
$960 \times 540$	12,446,147	10,886,400	dnc.	43.78	-
$1920 \times 1080$	49,775,555	43,545,600	dnc.	193.30	-

## **TABLE 3.** Time spent per iteration for Vendor\_5 and VinC LIM in full TFT FPD circuits.

\*Wei Chun Chin, Andrei Pashkovich, José E. Schutt-Ainé, Nur Syazreen Ahmad, Patrick Goh,, "Thin-Film Transistor Simulations With the Voltage-In-Current Latency Insertion Method", *IEEE Access, Volume 9, 2021.* 



## **Simulator Flow**





Output

# LIM Simulator Development

### **TYPES OF ANALYSIS**

DC Analysis AC Small-Signal Analysis Transient Analysis Pole-Zero Analysis Small-Signal Distortion Analysis Sensitivity Analysis Noise Analysis

Aveiro, 2023

IBIS

Done In Development

## LIM Simulator Development

#### ELEMENTARY DEVICES Resistors

Capacitors Inductors Mutual Inductors

#### INDEPENDENT SOURCES

Pulse Sinusoidal Exponential Piece-Wise Linear Pseudo-random Bit Sequence

#### **DEPENDENT SOURCES**

Voltage-Controlled Current Sources Voltage-Controlled Voltage Sources Current-Controlled Current Sources Current-Controlled Voltage Sources

#### **TRANSMISSION LINES**

Lossless Single Transmission Lines Lossy Single Transmission Lines Lossless Multiconductor Transmission Lines Lossy Multiconductor Transmission Lines

MACROMODELS Model-Order Reduction Convolution Model

Aveiro, 2023

**IBIS Summit.** 

DEVICES Junction Diodes Bipolar Junction Transistors (BJTs) Junction Field-Effect Transistors (JFETs) MOSFETs MESFETs

> Done In Development

## **IBIS-LIM Formulation**





## **IBIS-LIM Solution**



Aveiro, 2023

**IBIS Summ** 

## **Transient Simulation Examples**

#### NR and LIM give same results...





16 IBIS Summit, Aveiro, 2023

## **Transient Simulation Examples**

... in some cases Newton-Raphson fails to converge...





# LIM and IBIS

- Demonstrated
- BIRDs 98 and 95 implemented
- Need to integrate latest improvements
- Need to integrate AMI capability



## **Blackbox Macromodeling**



**Objective:** Perform timedomain simulation of composite network to determine timing waveforms, noise response or eye diagrams

## **MOR** via Vector Fitting



 Rational function approximation:

 $f(s) \approx \sum_{n=1}^{N} \frac{c_n}{s-a_n} + d + sh$ 

Introduce an unknown function σ(s) that satisfies:

$$\begin{bmatrix} \sigma(s)f(s) \\ \sigma(s) \end{bmatrix} \approx \begin{bmatrix} \sum_{n=1}^{N} \frac{c_n}{s - \tilde{a}_n} + d + sh \\ \sum_{n=1}^{N} \frac{\tilde{c}_n}{s - \tilde{a}_n} + 1 \end{bmatrix}$$

• Poles of f(s)= zeros of  $\sigma(s)$ :

$$f(s) \approx \frac{\sum_{n=1}^{N} \frac{c_n}{s - \tilde{a}_n} + d + sh}{\sum_{n=1}^{N} \frac{\tilde{c}_n}{s - \tilde{a}_n} + 1} = \frac{\prod_{n=1}^{N+1} (s - z_n)}{\prod_{n=1}^{N} (s - \tilde{z}_n)}$$

• Flip unstable poles into the left half plane.



## **Passivity Enforcement**



- State-space form:
- $\dot{x} = Ax + Bu$ y = Cx + Du
- Hamiltonian matrix:
- $\boldsymbol{M} = \begin{bmatrix} \boldsymbol{A} + \boldsymbol{B}\boldsymbol{K}\boldsymbol{D}^{\mathsf{T}}\boldsymbol{C} & \boldsymbol{B}\boldsymbol{K}\boldsymbol{B}^{\mathsf{T}} \\ -\boldsymbol{C}^{\mathsf{T}}\boldsymbol{L}\boldsymbol{C} & -\boldsymbol{A}^{\mathsf{T}} \boldsymbol{C}^{\mathsf{T}}\boldsymbol{D}\boldsymbol{K}\boldsymbol{B}^{\mathsf{T}} \end{bmatrix}$

$$\boldsymbol{K} = (\boldsymbol{I} - \boldsymbol{D}^{\boldsymbol{T}}\boldsymbol{D})^{-1} \quad \boldsymbol{L} = (\boldsymbol{I} - \boldsymbol{D}\boldsymbol{D}^{\boldsymbol{T}})^{-1}$$

• Passive if *M* has no imaginary eigenvalues.

eig (*Ι-S(jω)<sup>H</sup>S(jω)*)

Sweep:  $eig(I - S(j\omega)^{H}S(j\omega))$ 

IBIS Summit, Aveiro, 2023



- Quadratic programming:
  - Minimize (change in response) subject to (passivity compensation).

 $\min(vec(\Delta C)^{\mathsf{T}}\mathsf{H} vec(\Delta C)) \text{ subject to } \Delta \lambda = G \cdot vec(\Delta C).$ 

## **Model-Order Reduction**

Start with S parameters from field solver
 Use vector fitting to get poles & residues
 Perform assessment via Hamiltonian
 Enforcement: Residue Perturbation Method
 Simulation: Recursive convolution Fast



Number of Ports	Order	CPU-Time
4-Port	20	1.7 secs
6-port	32	3.69 secs
10-port	34	8.84 secs
20-port	34	33 secs
40	50	142 secs
80	12	255 secs

## **SPICE** Netlist Synthesis

 Goal is to generate (using pole/residue information) a circuit netlist that will exhibit the same (frequency-dependent) behavior as that of the S-parameters of connector under study





## **Model-Order Reduction**



• **Objective**: Incorporate frequency dependence into time-domain simulator

**IBIS Summ** 

Aveiro, 2023

Approaches: 1) Direct integration of code into SPICE
 2) Generation of SPICE-compatible netlist

# LIM Support

LIM Version 0.4 User's Guide

> March, 2023 Synclesis, Inc. Urbana, IL

Copyright 2022 Synclesis, Inc.

# CSIM interface Manual Version 0.4 Product Note Application Notes





## **LIM Format**

#### >SPICE 3 Syntax

\*PIERCE XTAL OSCILLATOR WITH CMOS M1 2 3 0 0 NMOS W=40U L=10U M2 2 3 1 1 PMOS W=80U L=10U RL 2 5 10000 C1 5 0 22.0e-12 C2 3 0 22.0e -12 RP 3 5 22.0e+06 LEFF 3 5 0.18e - 03 VDD 1 0 5 .MODEL NMOS NMOS LEVEL=1 VTO=1 KP=20U LAMBDA=0.02 .MODEL PMOS PMOS LEVEL=1 VTO= -1 KP=10U LAMBDA=0.02 .tran 0.001e-09 6793.0e-09e-08 .LIM C=0.015e-12 L=0.1e-09 G=1.0e-20 .PRINT TRAN V(2) V(3) V(1) V(5) .PLOT TRAN V(2) V(3) V(1) V(5) .END







## **CSIM – User Interface**

Front-end currently supports general SPICE elements:

- Passive elements: R, L, C
- Independent sources, diodes, transistors
- Sub-circuit (multi-stage: subckts inside subckts)
- Network parameter (Sparameter blackbox)

~ Components  $(\mathbb{R})$ CW Pulse Current Curren Source Source  $\mathbb{C}$ (5~ CW DC Pulse Voltage Voltage Voltage Source Source Source Y,  $\searrow$ Ground Capacitor PMOS  $\sim$ NMOS PNP NPN Wire Inductor Resistor ×, Smart TL Diode Wire Advanced Components Sub Blackbox Circuit Subcircuit



## **CSIM – User Interface**





the left:

•

## LIM/CSIM – Macromodel Example

LIM Tool - Post - "	Sign In Abo
> Components > Advanced Components	Circuit Configuration
> Solvers	



# **Pole/Residue Formatting**

SDATA\_RX5.s4p\_poles\_and\_residues 4-port S-parameter circuit model 185-pole approximation 92 complex pole pairs 0 real poles

Aveiro, 2023

- 1 complex: -1.4132e+09 2.4987e+11
- 2 complex: -1.4132e+09 -2.4987e+11
- 3 complex: -1.1458e+09 2.4669e+11
- 4 complex: -1.1458e+09 -2.4669e+11

-----residues for s[1][1]------

- 1 complex: 5.2798e+08 -2.6935e+08
- 2 complex: 5.2798e+08 2.6935e+08
- 3 complex: 1.2583e+08 1.5229e+08
- 4 complex: 1.2583e+08 -1.5229e+08
- 5 complex: -1.2293e+08 -9.7733e+07

## **Circuit Formatting**

```
*SDATA/RX5.s4p 4-port S-parameter circuit model
*185 -pole approximation
```

```
.subckt SUBCIRCUIT 925000 1110000 1295000 1480000
vsens925001 925000 925001 0.0
vsens1110001 1110000 1110001 0.0
vsens1295001 1295000 1295001 0.0
vsens1480001 1480000 1480001 0.0
```

```
*subcircuit for s[1][1]
*complex residue-pole pairs for S[1][1] at k= 1 -> 1st pole: -1.4132e+00 2.4987e+02 residue: 5.2798e-01 -2.6935e-01
                             -> 2nd pole: -1.4132e+00 -2.4987e+02 residue: 5.2798e-01 2.6935e-01
*circuit type = 9
elc1 1 0 925001 0 1.0
hc2 2 1 vsens925001 50.0
rtersc3 2 3 50.0
vp4 3 4 0.0
r1cd5 4 0 5.02185e+01
l1cd5 4 5 - 1.86769e - 08
r2cd6 5 6 -2.49907e+03
c1cd6 6 0 -6.69636e-16
r3cd6 4 6 1.14941e+04
*complex residue-pole pairs for S[1][1] at k= 2 -> 1st pole: -1.1458e+00 2.4669e+02 residue: 1.2583e-01 1.5229e-01
                             -> 2nd pole: -1.1458e+00 -2.4669e+02 residue: 1.2583e-01 -1.5229e-01
*circuit type = 9
elc7 7 0 925001 0 1.0
hc8 8 7 vsens925001 50.0
rtersc9 8 9 50.0
vp10 9 10 0.0
```

IBIS S

Aveiro, 2023

## Conclusions

- LIM can be used to simulate IBIS-based circuits with optimum accuracy.
- LIM can handle macromodels with Vector fitting and produces a circuit netlist.
- CSIM is the LIM interface
- LIM and CSIM are under Development
- LIM is available for beta testing

