

First Practical Experiences with ICEM (IC Emission) Models in ECAD Analysis Tools

Hirohiko Matsuzawa

Zuken Inc – Yokohama/Japan

Ralf Brüning, Michael Schäder

Zuken EMC Technology Center

Paderborn/Germany

Asian IBIS Summit

Tokyo Japan

November 15, 2010



Scope of this Presentation



Zuken (EMC Technology Center in Paderborn/Germany) is very active in IBIS and modelling in Europe, as well participating in EU funded R+D projects with semiconductor vendors, driving in this way IC and EMC modelling (and ICEM in the recent years).

Aim of this presentation is to give an update after some ICEM related work which took place in the last 3 years in MEDEA project (PARACHUTE).


Some of the pictures are borrowed from Etienne Sicard (INSA) and Thomas Steinecke (Infineon) or are related to the European funded project EU/Medea+/Eureka Parachute A701.

ICEM ? IBIS for EMI analysis ?




- IBIS models represent voltage versus time (signal edges) or voltage versus current (clamps)
- Relevant information for EMC analysis, especially on core activity and the switching currents within the ICs is lacking.
- ICEM has been initiated many years ago (slide below from IBIS summit 2001)
- Driving forces behind ICEM have been:
 - Aerospace
 - Automotive
- Standardized EIA format since 2007


Target Design Methodology



PCB design



Wrong prediction of the radiated emission



Good forecast of radiated emission


A core model is mandatory for accurate emission prediction

January 20021 - IBIS Summit Santa Clara

Signal Emissions/EMC





Emissions from printed circuit boards can be separated in 4 major root causes:



Motivation: IBIS Models for EMI analysis ?



- The analysis of differential mode EMI can utilize information from IBIS models (determination of signal currents by SI simulations), then the computation of the fields from the estimated currents is done
- Common mode is most of the time neglected in this approach
- EMC needs information on current versus time



IBIS & ICEM Models in EMC Context



IBIS - Output - Model




ICEM Model



Driving Force: Automotive & Aerospace) (still the only ones ?)




Susceptibility



Emission




Content of an ICEM Model




I_b	Current source. Unit: Ampere Description: piece-wise-linear	Main source of parasitic emission considered in the model is the current source I_b . The current shape may consist either of the time-domain description of the current versus time or as an equivalent triangular waveform. Typical values for I_b are several mA, up to 1A for the amplitude, 0.5 to 5ns for duration, and 500ps to 50ns for the period.
C_d	Decoupling capacitance. Unit: Farad Description: discrete C	On-chip decoupling capacitance between VDD and VSS. C_d is a physical coupling between the internal supply rails VDD (positive supply) and the ground rail VSS (0V supply). The origin of the capacitance C_d is rail to rail or junction capacitance. Typical value ranges from 100pF (very small ICs) up to 20nF (0.18 μ m System-on-chip).
$L_{vdd_die},$ L_{vss_die}	Serial internal inductance. Unit: Henry Description: discrete L	The serial inductance L_{vdd_die} , L_{vss_die} , in serial with the local block capacitance C_b creates a high frequency resonance effect. Typical value ranges from 0.1nH (very short connection to supply) up to 10nH (long connection).
$R_{vdd_die},$ R_{vss_die}	Serial internal resistance. Unit: Ohm Description: discrete R	The serial resistance of the supply network models the path that connects the block supply to the main supply ring. Typical value for R_{vdd} , R_{vss} are 0.5 to 50 ohm.
C_b	Block decoupling capacitance. Unit: Farad Description: discrete C	The local block decoupling C_b is the local supply-to-ground capacitance placed in serial with the local current generator I_d . It accounts for the equivalent decoupling capacitance of the block. Separating the block capacitance from the on-chip capacitance C_d creates a second LC network (L_{vdd} , C_b , L_{vss}) at the origin of a secondary resonance.


ICEM Core Model Structure



Floorplanning,
physical layout





- Full chip switching noise analysis, mapping of voltage drop, evaluation of power integrity, crosstalk, EMI, effect of on-chip decoupling.
- Very large net-lists.
- Too complex to analyze in PCB context.



ICEM Resources/Activities





- There exists already:
 - ICEM Cookbook
 - Some ICEM Tooling (IC-EMC from INSA Toulouse)
 - Some EDA tool work (research oriented)
- Still only few sample models available
- Very research project oriented (European funded R&D projects) with involvement of research institutes (Fraunhofer), universities and various companies (Bosch, Siemens, Philips, Atmel, Zuken)



ICEM Modelling Challenges




- Various Modelling Challenges
 - Correlation Vss/Vdd Pins within the IC
 - Internal activity (IA) model (current source)
 - Model resolution
 - Various PWR/GND pins have different $I(t)$
 - Functional IC blocks (i.e. Flash) can share power supply
 - Internal coupling effects




Semiconductor Vendor Activities



- Only limited support or commitments from semiconductor vendors (TI, Atmel, NXP and Freescale unclear).
- Infineon has inhouse toolchain for ICEM development ready (taking netlist from IC design flow and package information), then generation of ICEM models (→ large SPICE netlists).










- Result:
IC core current profile $d(I)/d(t)$






Zuken EU funded project contribution: Use of I(t) and I_{max} in EMC/PI Analysis



Potential Usage of ICEM Model Information in EMC Analysis (research only):



 <p>IBIS Model</p>		<p>ICEM Model</p> 
--	--	--

Practical Experiences & Observations



- ICEM model definition allows to define models with various granularity levels of the DIE → different model complexity
- Models with high resolution are HUGE → hours (or days) simulation time (time domain)
- Correlation of simulation results challenging (as well SPICE issues)
- ICEM model as it is cannot be used ready to run like IBIS models
- Generation of $Z_{11}(f)$ from HSPICE AC simulation possible → multiple simulation runs !
- Simplification of models mandatory for practical use in electronic design flow (i.e. mathematical MOR approaches) or usage of parts of an ICEM model (i.e. $I(f)$ of each single power pin extracted from large model)



Conclusion & Outlook



- ICEM modelling is still not as mature as expected by its initiators !
 - Only few ICEM models are available today (not any single one for free download)
 - Only limited EDA tool/simulation support available
- Can be seen as a chicken-egg issue (European phrase, means: no models → no tools & no tools → no models)
- Some companies commit to ICEM for application specific ICs (i.e. Automotive, Infineon)
- ICEM application seems to be more important for the IC design flow (IC engineers), not for the electronic design of boards and systems so far .