Asian IBIS Summit
Yokohama, JAPAN
November 16, 2012

The VOICE from Practical Designing
with SI Simulation

Hironari Kibe
Zuken Inc. - Yokohama, JAPAN
Outline

• Introduction
• The VOICE from Practical Designing
  – Flight Time and Test load
  – Package Model
  – Buffer Switching Characteristic
  – Different simulators show different results
• Conclusion
Introduction
• EDA vendors always receive questions and voices from customer.

• This figure represents the transition of the number of calls in each business categories.
  – In 2005 and 2006, Brand Manufacturer accounts for a major portion of calls.
  – After 2008, Brand Manufacturer and Design bureau become about the same rate.
Introduction

- This figure represents the ratio of calls related to IBIS models, you can see calls related to IBIS models is amount a quarter of the ratio.

Recently, it is getting more common for layout designers to consider Signal Integrity, and to increase their usage of IBIS models.

This presentation introduces FAQ (Frequently Asked Questions), which the support center of EDA vendor receives from SI and IBIS beginners, related to IBIS models.
The VOICE from Practical Designing
1. Flight Time and Test load

**Question 1-1:**

What is Flight Time? When Flight Time begins and ends?

- **Driver Waveform**
- **Receiver Waveform**
- **Interconnect**
1. Flight Time and Test load

**Answer 1-1:**

Flight Time is the signal delay between reference waveform and receiver waveform.

Reference waveform is generated from Test load (or Unloaded). IBIS models have Test load value as $C_{\text{ref}}$, $R_{\text{ref}}$, $V_{\text{ref}}$.

---

**Model** buffer

- $V_{\text{meas}} = 1.5V$
- $C_{\text{ref}} = 50pF$
- $R_{\text{ref}} = 500$
- $V_{\text{ref}} = 0$

---

[Diagram showing Flight Time]
1. Flight Time and Test load

**Question1-2:**

Flight Time shows negative. Why?

**Answer1-2:**

Rising / Falling time of reference waveform is slower than receiver waveform.

- Test load for the delay from clock pad to the output can be heavier than actual loads.
- The interconnect can be very short.
2. Package Model

Question 2: Does this IBIS model take the package R/L/C into account for each individual pins?
Check whether package R/L/C exist for each individual pins in [Pin] or [Package Model].

The Package R/L/C are provided in an IBIS file as following keywords.

- [Package]
- [Pin]
- [Package Model]

[Package] defines the default package R/L/C. [Pin] and [Package Model] can define package R/L/C for individual pins.
2. Package Model

■ Case Example:

An IBIS file had [Define Package Model] within itself. However, there was no [Package Model] in component section. Also, the customer didn’t notice this condition and ran SI simulation using the IBIS file.

As the result, the value defined in [Package] was used for all pins of the component. Hence, he got the result which he did not expect.
### Question 3:

An IBIS file has more than one [Rising Waveform] / [Falling Waveform].
Which [Rising Waveform] / [Falling Waveform] the simulator uses?

<table>
<thead>
<tr>
<th>[Rising Waveform]</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_fixture = 50</td>
</tr>
<tr>
<td>V_fixture = 0.0</td>
</tr>
<tr>
<td>V_fixture_min = 0.0</td>
</tr>
<tr>
<td>V_fixture_max = 0.0</td>
</tr>
<tr>
<td>Time</td>
</tr>
<tr>
<td>------</td>
</tr>
<tr>
<td>0.0</td>
</tr>
<tr>
<td>0.1n</td>
</tr>
<tr>
<td>0.2n</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>5n</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>[Rising Waveform]</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_fixture = 50</td>
</tr>
<tr>
<td>V_fixture = 5.0</td>
</tr>
<tr>
<td>V_fixture_min = 4.5</td>
</tr>
<tr>
<td>V_fixture_max = 5.5</td>
</tr>
<tr>
<td>Time</td>
</tr>
<tr>
<td>------</td>
</tr>
<tr>
<td>0.0</td>
</tr>
<tr>
<td>0.1n</td>
</tr>
<tr>
<td>0.2n</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>5n</td>
</tr>
</tbody>
</table>
3. Buffer Switching Characteristic

**Answer 3:**

Generally, an IBIS file has 4 waveforms (two rising waveforms and two falling waveforms) for accuracy improvement.

SI simulator can generate switching characteristic based on two pair of waveforms using two-waveform algorithm.
4. Different simulators show different results

**Question 4:**

Simulation result shows big difference comparing to a result from another simulator… Both use the same IBIS model and condition. Why such difference happens?
4. Different simulators show different results

**Answer 4:**

We need to find out what is the problem. Operation? IBIS model? Simulator?

First, let us check what status some option settings are, because simulators have many option settings usually and they influence simulation results greatly.

In our calls about simulation results from customers, the problem caused by operation is about 60%.
4. Different simulators show different results

**Answer 4:**

As a method to check your operation and find out the problem before calling to support centers, there is “IBIS Quality Framework” provided by JEITA/EC Center. It is useful to find out what is the problem.

If you define what is the problem (Operation? IBIS model? Simulator?) using the framework, you can reduce time and effort (calling to several vendors) and will solve the problem more quickly.

IBIS Quality Framework Website: http://ec.jeita.or.jp/ibis/procedures.html
Conclusion
As IBIS models have become de-facto standard and been constantly-evolving, the users (especially beginners) will not make full use of IBIS model if they don’t understand simulators and IBIS models correctly.

We need to create more “frame works” to handle IBIS models correctly as well as to enhance IBIS model.

Conclusion