WELCOME FROM MIKE LABONTE, IBIS OPEN FORUM

Ladies and Gentlemen,

As chair of the IBIS Open Forum it is my pleasure to welcome you to the 2016 Asian IBIS Summit in Taipei and to thank you for your presentations and participation. We are grateful to our sponsors Cadence Design Systems, IO Methodology, Peace Giant Corporation, Synopsys, and Xpeedic Technology for making this event possible.

Since 1993 IBIS has provided the digital electronics industry with specifications to make signal, timing, and power integrity analyses much easier and faster. The challenges keep changing and the IBIS community keeps responding with new enhancements to the IBIS family of specifications, which the IC vendors, EDA tool companies, and system designers adopt readily.

Support for IBIS in Asia has been strong, and the IBIS Open Forum looks forward to continued innovation and contributions from technology companies in this part of the world. Thank you!

Mielual R La hoto

Mike LaBonte Signal Integrity Software (SiSoft) Chair, IBIS Open Forum

WELCOME FROM MIKE LABONTE, IBIS OPEN FORUM

女士们,先生们,

作为 IBIS 开放论坛的主席我很高兴地欢迎大家来到 2016 年亚洲 IBIS 台北峰会,并感谢您 的演讲和参与。我们特别要感谢我们的赞助商 Cadence Design Systems, IO Methodology Inc, Peace Giant Corporation, Synopsys 和 Xpeedic Technology 是他 们使本次活动成为可能。

从 1993 年至今, IBIS 为高速数字电路设计的信号, 时序和功率完整性分析方面提供了更加容易和快捷电子模型行业规范。为适应不断变化的挑战, 在 IC 供应商, EDA 工具公司和系统设计师的共同努力下, IBIS 正在继续不断加入新的功能和完善已有的 IBIS 系列规范。

在亚洲 , IBIS 一直受到广泛的支持。 IBIS 开放论坛期待着亚洲工程师有更多的技术创新和贡献。

谢谢!

Mintruel R La anto

Mike LaBonte (迈克 拉邦地) SiSoft 公司 主席, IBIS 开放论坛

AGENDA AND ORDER OF THE PRESENTATIONS

(The actual agenda might be modified)

	IBIS SUMMIT MEETING AGENDA
8:15	SIGN IN - Vendor Tables Open at 8:30
9:00	<pre>WELCOME - Mike LaBonte (Chair, IBIS Open Forum) (Signal Integrity Software (SiSoft), USA)</pre>
9:10	<pre>IBIS Chair's Report</pre>
9:40	Case Study: Modeling IBIS for Open_drain True Differetial 14 Pair Buffer Lance Wang* and Liang Yan** (*IO Methodology* and **Maxim Integrated, USA)
10:10	Differential Modeling Flow with series Model in Verilog-A 22 Wei-hsing Huang* and Sanjeev Gupta** (*SPISim, USA and **Sigintegrity Solutions, India)
10:40	BREAK (Refreshments and Vendor Tables)
11:00	<pre>IBIS AMI Model Generation with Quality</pre>
12:00	FREE BUFFET LUNCH (Hosted by Sponsors) - Vendor Tables

AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

13:30	Achieving Full System Signal Integrity for High Speed 51 Backplane System Wenliang Dai (Xpeedic Technology, PRC)
14:00	<pre>On-Die Decoupling Model Improvements for IBIS Power Aware 62 Models Randy Wolff#, Aniello Viscardi## (Micron Technology; #USA, ##Italy)</pre>
14:30	BREAK (Refreshments and Vendor Tables)
14:50	<pre>IBISCHK6 V6.1.3 and Executable Model File Checking 69 Bob Ross (Teraspeed Labs, USA)</pre>
15:20	Touchstone Conversion Wrapper
15:45	DISCUSSION
16:20	CONCLUDING ITEMS
16:30	END OF IBIS SUMMIT MEETING



IBIS Milestones					
 1993-1994 IBIS 1.0-2.1: Behavioral buffer model (fast simulation) Component pin map (easy EDA import) 1997-1999 IBIS 3.0-3.2: Package models Electrical Board Description (EBD) Dynamic buffers 2002-2006 IBIS 4.0-4.2: Receiver models AMS languages 2007-2012 IBIS 5.0-5.1: IBIS-AMI SerDes models Power aware 2013-2015 IBIS 6.0-6.1: PAM4 multi-level signaling Power delivery package models 	 <u>Other Work</u> 1995: ANSI/EIA-656 IBIS 2.1 1999: ANSI/EIA-656-A IBIS 3.2 2001: IEC 62014-1				
	*Touchstone® is a registered trademark of Agilent Technologies, Inc.				















pecificatio	In Progress: Approved BIRDs	
BIRD	Title	
179	New IBIS-AMI Reserved Parameter Special_Param_Names	
180	Require Unique Pin Names in [Pin]	
182	POWER and GND [Pin] signal_name as [Pin Mapping] bus_label	
183	[Model Data] Matrix Subparameter Terminology Correction	
	IBIS Chair's Report	10









Organization	S Officers 2016-2017	
Chair: Vice-Chair: Secretary: Treasurer: Librarian: Webmaster: Postmaster:	Mike LaBonte, Signal Integrity Software Lance Wang, IO Methodology Inc. Randy Wolff, Micron Technology Bob Ross, Teraspeed Labs Anders Ekholm, Ericsson Mike LaBonte, Signal Integrity Software Curtis Clark, ANSYS	
	IBIS Chair's Report	15





































Agenda:

- Background & Motivation
- Verilog-A based modeling
 - Differential current
 - External model
- Flow & Validation
- Summary
- Q&A

2





 Method 2 for Half/True differential: [External Model]: spice/VHDL-AMS/Verilog-AMS/IBIS-ISS(4)
[Model] VHDLAMS-DRV Model_type Output Polarity Non-Inverting Corop 4.60pF 3.50pF 6.00pF Vmeas = 1.15V Imput_diff These model types specify that the model defines a true differential model available directly through the [External Model] Inguage VHDL-AMS Imput_diff These model types specify that the model defines a true differential model available directly through the [External Model] I corner corner_name file_name circuit_name entity(architecture) Corner Min ideal_driver.vhd driver_ideal(linear) Corner Min ideal_driver.vhd driver_ideal(linear) Imput_diff driver_ideal(linear) Imput_diff driver_ideal(linear) I Ports D_drive A_puref A_signal Imput_diff driver_ideal(linear) Imput_diff driver_ideal(linear) Imput_diff driver_ideal(linear) I Ports D_drive A_puref A_signal Imput_diff driver_ideal(linear) Imput_diff driver_ideal(linear) Imput_diff driver_ideal(linear) I Ports D_drive A_puref A_signal Imput_diff driver_ideal(linear) Imput_diff driver_ideal(linear) Imput_diff driver_ideal(linear) I Ports List of port names (in same order as in VHDL-AMS) Ports D_drive A_puref A_signal Imput_diff driver_ideal(linear) Imput_diff driver_ideal I Ports List of port names (in same order as in VHDL-AMS) <t< td=""></t<>











Verilog-A based Diff. current model:









Modeling flow validation:

- Use an existing single-ended driver for P and N
- Insert approximate non-linear behavioral R/L/C elements between P and N outputs
- Flow should recreate same PU/PD/PC/GC as driver
- I-V surface plot should reveal inserted resistance
- C_Diff/C_Comp surface should reveal inserted cap
- Correlations of V-T table depends on I_Diff accuracies.



15











Agenda		
Circuit Simulation		
Channel simulation LTI system Channel simulation		
IBIS+AMI model What is IBIS+AMI model And your concerns?		
IBIS+AMI model generation flow – Validation is the KEY!!		
Successful Stories: 1. TX – An Output Buffer + FFE 2. RX – An Input Buffer + AGC + CTE 3. A System – TX + Channel + RX		
Conclusion		
2 © 2016 Cadence Design Systems, Inc. All rights reserved.	cādence°	

1.







Agenda		
Circuit Simulation		
Channel simulation LTI system Channel simulation		
IBIS+AMI model What is IBIS+AMI model And your concerns?		
IBIS+AMI model generation flow – Validation is the KEY!!		
Successful Stories: 1. TX – An Output Buffer + FFE 2. RX – An Input Buffer + AGC + CTE 3. A Subsection TX + Conserved + RX		
Conclusion		
6 © 2016 Cadence Design Systems, Inc. All rights reserved.	cādence°	










































































Challenges to Channel SI Simulation Reflection noise due to impedance mismatch, via, connector and other discontinuities.

- Need to capture all physical parasitic effects
 - Reflection, Coupling, Delay, Freq. dependent Losses,...
- Measurements become very difficult,
 - Parasitic values are small but important at high speed.
 - Large number of ports for interconnects.
- EM simulation of the discontinuities is a must. However, the current flow suffers the following problems:
 - Manual process to extract the via, trace, and other discontinuities

• Manual process to build all the channels































On-Die Decoupling Model Improvements for IBIS Power Aware Models

Randy Wolff and Aniello Viscardi Micron Technology Asian IBIS Summit November 14, 2016, Taipei, Taiwan (Previously given at the European IBIS Summit May 11, 2016 Turin, Italy)

©2016 Micron Technology, Inc. All rights reserved. Information, products, and/or specifications are subject to change without notice. All information is provided on an 'AS IS' basis without warranties of any kind. Statements regarding products, including regarding their features availability, functionality, or compatibility, are provided for informational purposes only and do not modify the warranty, if any, applicable to any product. Drawings may not be to escale. Micron, the Micron logo, and all other Micron trademarks are the property of Micron Technology. Inc. All other trademarks are the property of their respective owners.



Outline

- IBIS Power-aware modeling overview
- On-die Decoupling models
- Multi-port Decoupling models
- Example Simulations
- Conclusions

2 © 2016 Micron Technology, Inc.

Micron





























New BUGs 174-180 Fixed		
www.ibis.com/bugs/ibischk/		
180	Error with Legal List Tip in Reserved Parameters with Format List	Mike LaBonte, Signal Intergrity Software (SiSoft)
179	DLL SO Checking and Functional Existence and Platform Information	Mike LaBonte, SiSoft; Bob Ross, Teraspeed Labs; Lance Wang, IO Methodology
178	Error with Same Platform Compiler Bits for Rx and Tx of I/O* in IBIS-AMI	Michael Schaeder, Zuken; Bob Ross, Teraspeed Labs
177	Empty [Node Declarations] Stops Parser Completion	Arpad Muranyi, Mentor Graphics; and Bob Ross, Teraspeed Labs
176	[External Model] Error Not Issued for Ports List With Undeclared Port	Arpad Muranyi, Mentor Graphics; and Bob Ross, Teraspeed Labs
175	Incorrect Model References Through [Model Selector] Not Reported	Walter Katz, SiSoft
174	File Not Found Line Printed Under Some Operating Systems	Mike LaBonte, SiSoft and Bob Ross, Teraspeed Labs
Copyright 2016 Teraspeed Labs		














Some Tests for ibi	schk6_3	2.exe
when Checked with	1 bug179	9-1.ami
<pre>Normal case: GetWave and ResolveExis: Executable Windows_1_32 noicgr_32.dll Executable Windows_2_32 ic_32.dll Executable Windows_3_32 icg_32.dll Executable Windows_4_32 icgr_32.dll Executable Windows_5_32 icr_32.dll Executable Windows_6_64 noicgr_64.dll Executable Windows_7_64 ic_64.dll Executable Windows_8_64 icg_64.dll Executable Windows_9_64 icgr_64.dll Executable Windows_10_64 icr_64.dll I Executable Windows_10_64 icr_64.dll</pre>	ts return true bug179-1.ami bug179-1.ami bug179-1.ami bug179-1.ami bug179-1.ami bug179-1.ami bug179-1.ami bug179-1.ami bug179-1.ami	 ← 5 Errors ← 3 Errors ← 2 Errors ← Good ← 1 Error ← Executable lines for 64-bit Windows lines not checked
Lines 112 to 121	I	
Copyright 2016 Teraspeed L	abs	•11



Sun	nmary f	or Platfo	orms/Bits Test	-
	for l	Full Test	Case	
	<pre> Status of [Alc icr_64.dll: icg_64.dll: icg_64.dll: icg_32.dll: icg_32.dll: icg_32.dll: icg_32.dll: icg_32.dll: icg_32.dll: icg_32.dll: icg_32.dll: icg_32.dll: icg_64.dll: icg_64.dll: icg_64.dll: noicgr_64.dll: noicgr_32.dll:</pre>	gorithmic Model] Exe Windows 64: Windows 64: Windows 64: Windows 64: Windows 32: Windows 32: Windows 32: Windows 32: Windows 64: Windows 64: Windows 64: Windows 64: Windows 64: Windows 32: Windows 32: Windows 32: Windows 32: Windows 32: Windows 32: Windows 32: Windows 32:	Not Checked Not Checked Not Checked Not Checked Checked Checked Checked Checked Not Checked Not Checked Checked, has platform issue Checked, has platform issue Checked, has platform issue Checked, has platform issue	
• Teraspeed Labs	Сору	right 2016 Teraspeed Lab	S	•13

C		for Dlat	forme o /Dito Too	L
Sur	nmary	for Plat	forms/bits les	τ
	-			
to	r Full 'I	est Case	e (Continued)	
			()	
	icr_64.so:	Linux 64:	Not Checked	
	icgr_64.so:	Linux 64:	Not Checked	
	icg_64.so:	Linux 64:	Not Checked	
	ic_64.so:	Linux 64:	Not Checked	
	icr_32.so:	Linux 32:	Not Checked	
	icgr_32.so:	Linux 32:	Not Checked	
	icg_32.so:	Linux 32:	Not Checked	
	ic_32.so:	Linux 32:	Not Checked	
	noicgr_64.so:	Linux 64:	Not Checked	
	icr_32.so:	Linux 64:	Not Checked	
	icgr_32.so:	Linux 64:	Not Checked	
	icg_32.so:	Linux 64:	Not Checked	
	ic_32.so:	Linux 64:	Not Checked	
	noicgr 32.so:	Linux 64:	Not Checked	
	icr 64.so:	Linux 32:	Not Checked	
	icgr 64.so:	Linux 32:	Not Checked	
	icq 64.so:	Linux 32:	Not Checked	
	ic 64.so:	Linux 32:	Not Checked	
	noicgr 64.so:	Linux 32:	Not Checked	
	noicgr 32.so:	Linux 32:	Not Checked	
	This IBISCH	K6 executable suppo	rts Windows 32 bit only	
	Errors : 28			
	File Failed			
Teraspeed Labs	C	opyright 2016 Teraspeed	l Labs	•14















P	RO	BLE	MS	STA	TEN	NEN	JT	
Howe touchs Murata Par These Para o Port1 Operation IFreq. Start # Hz S RI F	ver, do stone fi t Number: GR ameters are M Port2 Fortp=25[C], I =300[kHz] Sto 50	ing so s le e.g., M15XR11E22 easured in Se	Strips C 22KA86 ries Mode Co ge=0[V] Hz] 401[Steps	out any	comm	ents fro	om the	original
!Freq.(Hz) 300000 307520	S 11(Real) 0.8473370 0.8409069	S 11(Imag) -0.3552390 -0.3612905	S 21(Real) 0.1526630 0.1590931	S 21(Imag) 0.3552390 0.3612905	S 12(Real) 0.1526630 0.1590931	S 12(Imag) 0.3552390 0.3612905	S 22(Real) 0.8473370 0.8409069	S 22(Imag) -0.3552390 -0.3612905
Touchstone conv	ersion wrapper As	an IBIS Summits 20	16 Anders Ekholm	n 2016-10-25 P	age 4 (10)			

Becon ! Touchstone [Version] 2.0 # Hz S RI R ! [Number of F [Two-Port Da [Number of F	e data file 50 Ports] 2 ata Order] 12_21 Frequencies] 401						
[Network Dat	a]	C11im	\$10ro	C10im	201 ro	<u>Colim</u>	Soora
S22im 300000	0.847337	-0.355239	0.152663	0.3552	39 0.	152663	0.355239
0.847337 307520 0.8409069	-0.355239 0.8409069 -0.3612905	-0.3612905	0.15909	0.361	2905	0.1590931	0.3612905









