

Package Models for Critical Timing Validation with IBIS (Based on DDR Design)

Asian IBIS Summit Tokyo, Japan November 12, 2018

Yukio Masuko: JPCA

masuko-y@s6.dion.ne.jp

月尺石 一般社团法人日本電子回路工業会

Contents

- JPCA Design Academy
- Timing Verification on DDR4 Board
 - Trial Board Overview
 - Example of DDR4 Timing Chart
 - Timing Verification with IBIS
- DDR4 waveform example
 - What do you see with IBIS Simulation
 - With Package model
 - Without Package model
 - IBIS Package Model
- Required information for Timing Verification

JPCA

• Japan Electronics Packaging and Circuit Association



JPCA Design Academy

-

DDR4 Project

ASIC Vendor's Reference Design



Reference Design

- Megtron 6
- 16 Layers
- Constraint

User's Requirements



* Satisfy the System Developer's Requirements

一般社团法人日本電子回路工業会

4 JPCA

Trial Board Overview





Trial Board Stackup





٠



٠



Example of DDR4 Timing Chart

Timing definition example for Read operation



JEDEC Standard: JESD79-4A READ Timing Definition



JEDEC Standard: JESD79-4A Clock to Data Strobe Relationship

- Many Timing specification
 (parameters) are defined
- It's impossible to measure all with IBIS simulations



What do you see with SI simulation ?





Address/Cmd simulation

- SI
 - Reflection
 - Crosstalk
 - Skew in a Byte signals
 - Signal level
 - Topology check
- Power
 - Power noise
 - Decap effect
- Timing ?
 - Can you see it ?

IPCA



What do you see with SI simulation ?

Eye Pattern: One Byte DQ Simulation Read operation: Controller Die pin



- We could see eye opening (This is a kind of timing)
- Clearance: Eye Mask <-> Signal

Focus on One Bit

Test Topology (Extracted DQ)

🔸 🚽 一般社团法人 日本電子回路工業会

What do you see with SI simulation ?

DQ at Controller: Data Read

- Rising time of Die pin is slower than Pkg pin
- Which curve is used for measurement?

Die pin should be used but this curve is...

Package Effect on SI simulation "Define Package Model" EX1 EX1: Use [Define Package Model] Driver(Memory) Receiver(FPGA) Pkg 49.15mm Pkg EX2: Replace Pkg model with T-Line • LCR 40Ω LCR EX3: Remove Pkg model EX2 **Receiver(FPGA) IBIS Package** Pkg Same to EX1 50Ω 10.5mm EX3 Voltage (V) **Receiver(FPGA)** Same to EX1 Package stub length of EX2 is given as 'Package stub length sheet' as below. (REF(dc) = 0.84 (V))PinName NetName Delay_Max(pS) Delay_Min(pS) Length Max(mm) Length_Min(mm) **AE23** DQ0 70.274 69.575 10.531 10.536 Maybe **EX2** is more realistic. 72ps 🔶 10.7mm 0.3 + 0.6 0.7 1.1 Time (ns) 1.2 1.3 1.5 IPCA

• 一般社团法人日本電子回路工業会

IBIS Specification Supports PKG Length

- [Pin Numbers] support Package stub length
 - Support distributed Pkg model (with [Number of Sections] and with Len > 0)
 - Ex:

[Pin Numbers]

A1 Len=0 L=1.2n/ Len=1.2 L=2.0n C=0.5p R=0.05/ Len=0 L=2.0n C=1.0p/

- [Define Package Model] doesn't support length with [Model Data]
 - Support LCR matrix only
- Which model is better ?
 - I want to do both
 - But I have never seen "Len" at [Pin Numbers] keyword

How to Treat Package Length

- Lumped constant (LCR) is useful for SI/PI simulation
- Lumped constant (LCR) is not sufficient for Timing Verification
- Best is Package S-Parameter model
 - Many SI simulators don't support S-parameter
- EX2 (Page15) is required in use T-Line (impedance)
 - Most of IBIS models don't support "Len" parameter
 - Impedance is not specified anywhere

Required Information for Timing Verification

- Package impedance is required in [Pin Numbers] section
- Package impedance and Length are required in [Define Package Model]

END