WELCOME FROM MIKE LABONTE, IBIS OPEN FORUM

Ladies and Gentlemen,

As chair of the IBIS Open Forum it is my pleasure to welcome you to the 2018 Asian IBIS Summit in Shanghai and to thank you for your presentations and participation. We are grateful to our sponsors Huawei Technologies, IO Methodology, Mentor, a Siemens Business, Synopsys, Teledyne LeCroy, and ZTE Corporation for making this event possible.

Since 1993 IBIS has provided the digital electronics industry with specifications to make signal, timing, and power integrity analyses much easier and faster. With the introduction of IBIS-AMI in 2008, the IBIS community generated new energy for high speed electronic design. IBIS is now known by engineers worldwide and is a required technology for many applications.

Support for IBIS in Asia has been strong, and the IBIS Open Forum looks forward to continued innovation and contributions from technology companies in Asia.

Thank you!

Michael R La Sorto

Mike LaBonte SiSoft Chair, IBIS Open Forum

WELCOME FROM MIKE LABONTE, IBIS OPEN FORUM

女士们先生们,

作为 IBIS 开放论坛的主席,我高兴地欢迎您参加 2018 年上海亚洲 IBIS 峰 会,感谢您的介绍和参与。我们非常感谢我们的赞助商华为技术有限公司, IO Methodology Inc., Mentor-a Siemens Business, Synopsys, Teledyne LeCroy 和中兴通讯,为此事件做出了可能。

自 1993 年以来, IBIS 为数字电子行业提供了使信号,时序和电源完整性分析更容易和更快速的规范。随着 IBIS-AMI 在 2008 年的推出, IBIS 社区为高速电子设计创造了新的能量。 IBIS 现在已被世界各地的工程师所了解,是许多应用所需的技术。

IBIS 在亚洲的支持一直很强, IBIS 开放论坛期待着亚洲技术公司的不断创新和贡献。

谢谢!

Medual R La Sonto

Mike LaBonte (**迈克 拉邦地**) SiSoft 公司 主席, IBIS 开放论坛

WELCOME FROM HANG YAN, HUAWEI TECHNOLOGIES

Ladies and Gentlemen,

On behalf of Huawei Technologies, welcome to the 14th annual Asian IBIS Summit (China). I would like to express my appreciation to IBIS Open Forum and all the sponsors for co-organizing this event.

Since 2005, IBIS Asian Summit in China has been the top-level international conference in high speed digital design society in China. I am looking forward to work with IBIS members in China, and to expand our participations in the region. With the demand of high speed design, modeling and simulation technology will still be the key to find the solution. Accuracy, efficiency and complexity are the challenge we are facing now. Intelligence and digitization will be the trend.

Huawei has actively involved in all IBIS society's events. We hope to resolve high speed link issues with IBIS Open Forum, EDA vendors and IC vendors. Your comments and suggestions will be deeply appreciated! And any suggestion for China region technical discussion and activity are also welcome!

Welcome all of you to Shanghai! Hope you will enjoy all the technical discussions and sharing throughout the meeting, and have a nice journey!

Thank you! Hang Yan Huawei Technologies

WELCOME FROM HANG YAN, HUAWEI TECHNOLOGIES

各位专家,各位来宾:

我代表华为公司, 欢迎大家来参加第 14 届亚洲 IBIS 技术研讨会, 衷心地感谢 IBIS 协会组织本次会议。

自从 2005 年以来, IBIS 技术研讨会已经成为了中国高速设计领域的一次盛 会。我很高兴有机会与 IBIS 协会一起促进和扩大在该领域的分享。在未来 的高速设计中,模型和仿真技术仍将是解决问题的重要手段,准确度、速度 和复杂度是我们面临的挑战,智能化和数字化是未来的方向。

华为积极参与各项 IBIS 活动,希望与 IBIS 协会、EDA 软件、芯片公司一道 来共同解决许多高速链路设计上的挑战,欢迎大家会上讨论。同时也欢迎大 家对我们中国区在 IBIS 技术讨论和组织上提出建议。

欢迎 IBIS 专家来到上海,希望你们能够喜欢所有的技术讨论和会议分享, 度过美好一天。

谢谢大家 华为公司 严航

AGENDA AND ORDER OF THE PRESENTATIONS

(The actual agenda might be modified)

| | IBIS SUMMIT MEETING AGENDA |
|----------------|---|
| 9:00 | SIGN IN - Vendor Tables Open at 8:30 |
| 9:30 | <pre>WELCOME - Yan, Hang (Paul) (Huawei Technologies, China) - LaBonte, Mike (Chair, IBIS Open Forum) (SiSoft, USA)</pre> |
| 9:40 | <pre>IBIS Update</pre> |
| 9 : 55 | How to Fix DDR4 Signal Integrity Issue about "Pin" and "Die" 13 Meng, Liqiang; Zhu, Shunlin (ZTE Corporation, China) |
| 10:25 | BREAK (Refreshments and Vendor Tables) |
| 10 : 45 | <pre>Model Correlation for IBIS-AMI</pre> |
| 11 : 35 | SI Test and Simulation Correlation of 56G PAM4 Eye Diagram 39 for 400G Switch Shi, Bowen; Feng, Sophia (Celestica, China) |
| 12:00 | FREE BUFFET LUNCH (Hosted by Sponsors) |

- Vendor Tables

AGENDA AND ORDER OF THE PRESENTATIONS (Continued)

- 14:00 Study of DDR Asymmetric Rt/Ft in Existing IBIS-AMI Flow 56 Huang#, Wei-hsing; Shih##, Wei-kai (SPISim, #USA, ##Japan)
- 14:30 BREAK (Refreshments and Vendor Tables))
- 14:50 Characterizing and Modeling of a Clamped Non-Linear CTE/AGC 64 Liang, Skipper (Cadence Design Systems, China)
- 15:40 **DISCUSSION**
- 16:10 CONCLUDING ITEMS
- 17:30 END OF IBIS SUMMIT MEETING











| Organization | | | | | | | |
|--|---|---|--|--|--|--|--|
| Task Groups | | | | | | | |
| Interconnect Task G Chair: Michael Mirm http://ibis.org/inter Develop on-die/pac Advanced Technolog Chair: Arpad Muran http://ibis.org/atm Develop most other Quality Task Group Chair: Mike LaBonte http://ibis.org/quali Oversee IBISCHK pai Editorial Task Group Chair: Michael Mirn http://ibis.org/quali Oversee IBISCHK pai | roup hak conn_wip/ kage/module/connector interconnect modeling BIRDs gy Modeling Task Group yi wip/ technical BIRDs ty_wip/ rser testing and development hak <u>trial_wip/</u> cation documents | | | | | | |
| BI | RD = Buffer Issue Resolution Document | | | | | | |
| | IBIS Update | 6 | | | | | |





| Specification Development | | | | | | | | |
|----------------------------|--|--|--|--|--|--|--|--|
| Possible IBIS 7.0 Timeline | | | | | | | | |
| Meeting Date | Milestone | | | | | | | |
| 4/21/2017 | Vote to establish 7.0 as the next IBIS version passes. | | | | | | | |
| | BIRD review and acceptance (30 meetings) | | | | | | | |
| 7/20/2018 | 7.0 BIRD set accepted. | | | | | | | |
| | Editorial task group drafts IBIS 7.0 | | | | | | | |
| 12/21/2018 | Editorial announces IBIS 7.0 ready. Review period begins | | | | | | | |
| 1/11/2019 | | | | | | | | |
| 2/8/2019 | Vote to ratify 7.0 scheduled for next meeting | | | | | | | |
| 3/1/2019 | IBIS 7.0 ratified | | | | | | | |
| | New! IBIS 7.0 IBIS Update 9 | | | | | | | |

| Specific | Specification Development | | | | | |
|----------------------------|---------------------------|---|----|--|--|--|
| BIRDs Included in IBIS 7.0 | | | | | | |
| | BIRD | Title | | | | |
| | 147.6 | Back-channel Support | | | | |
| | 165 | Parameter Passing Improvements for [External Circuit]s | | | | |
| | 179 | New IBIS-AMI Reserved Parameter Special_Param_Names | | | | |
| | 180 | Require Unique Pin Names in [Pin] | | | | |
| | 182 | POWER and GND [Pin] signal_name as [Pin Mapping] bus_label | | | | |
| | 183 | [Model Data] Matrix Subparameter Terminology Correction | | | | |
| | 184.2 | Model_name and Signal_name Restriction for POWER and GND Pins | | | | |
| | 185.2 | Section 3 Reserved Word Guideline Update | | | | |
| | 186.4 | File Naming Rules | | | | |
| | 187.3 | Format and Usage Out Clarifications | | | | |
| | 188.1 | Expanded Rx Noise Support for AMI | | | | |
| | 189.6 | Interconnect Modeling Using IBIS-ISS and Touchstone | | | | |
| | 191.2 | Clarifying Locations for Si_location and Timing_location | | | | |
| | 192.1 | Clarification of List Default Rules | | | | |
| | 193 | Figure 29 corrections | | | | |
| | 194 | Revised AMI Ts4file Analog Buffer Models | | | | |
| | 196.1 | Prohibit Periods at the End of File Names | | | | |
| | | | | | | |
| | | atchel I 2181 | 11 | | | |
| | | ibis opuate | | | | |

| Specification | Development | | | | | | | |
|---------------|--|----|--|--|--|--|--|--|
| | BIRDs Excluded from IBIS 7.0 | | | | | | | |
| BIRD | Title | | | | | | | |
| 166.2 | Resolving problems with Redriver Init Flow | | | | | | | |
| 181.1 | I-V Table Clarifications | | | | | | | |
| 190 | Clarification for Redriver Flow | | | | | | | |
| 195.1 | Enabling [Rgnd] and [Rpower] Keywords for Input Models | | | | | | | |
| | | | | | | | | |
| Gree | en = Approved BIRD | | | | | | | |
| | IBIS Update | 11 | | | | | | |










































































































| | | Think Bigger. Reach Further. |
|---|--------------------|------------------------------|
| | | |
| | | |
| | SI Analysis Report | |
| | | |
| | | |
| | | |
| 2 | | |



















| Conclusion | Further. |
|---|----------|
| Although the eye diagrams' trend between simulation and test is similar, the eye height and width @BER 1e-6 still have a large difference. Simulation results are much better. | |
| We will continue to optimize both the simulation and test accuracy. | |
| | |
| 12 | |





















| Ho | TOP TAYE SX_ViaDiff1:V_Mo | W1 SW1:W_Model SW1:Length | AYE TOP- TOP_L aDiff2:V_Mo | 1 3 s_H0 | 2 4 CB | Module |
|-----|-------------------------------|---------------------------------|----------------------------------|----------------|--------------|------------|
| tem | Design Para. | Factor | Factor Type | Min | Тур | Max |
| 1 | EQ: FFE | Host:Tap_Filter1 | Continuous | -0.1 | - | 0 |
| 2 | EQ: FFE | Host:Tap_Filter.1 | Continuous | -0.2 | - | 0 |
| 3 | EQ: CTLE | Module:peaking_filter.config | Continuous | 0 | - | 8 |
| 4 | Channel length (inch) | W_Length | Continuous | 2 | - | 6 |
| 5 | Dielectric constant | Er | Continuous | 3.85 | - | 3.95 |
| 6 | Loss tangent | Loss_Tangent | Continuous | 0.075 | - | 0.085 |
| 7 | Conductor roughness (RMS) | Conductor_Roughness | Continuous | 0.2 | - | 0.3 |
| 8 | Dielectric height (mil) | Dielectric_Height_H1 | Continuous | 4.3 | - | 4.7 |
| 9 | Differential separation (mil) | Differential_Separation | Continuous | 5.9 | - | 6.7 |
| 10 | Trace width (mil) | Trace_Width | Continuous | 3.5 | - | 4.3 |
| 11 | Trace thickness (mil) | Trace_Thickness | Continuous | 0.57 | - | 0.67 |
| 12 | Via type with diff_stub (mil) | X ViaDiff1 V MODEL | Categorical | Stub 2mil | Stub 6mil | Stub 10mil |







































9














































































