# A potential application of IBIS to CISPR25 based EMI analysis of DCDC converter

# Kazuyuki Sakata, Renesas Electronics Corp. Koji Ichikawa, DENSO CORP. Miyoko Goto, Ricoh Corp. Toshiki Kanamoto, Hirosaki University



- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Discussion
- Summary

#### • Motivation and objective

- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Discussion
- Summary

- EMI simulation of IBIS modeled DCDC converter
- ✓ Study on modeling to comply with CISPR25
- ✓ Initial trial with bare IBIS descriptions
- $\rightarrow$  Simulation results show discrepancies from measurements
- Make discussions on source of errors and solutions




- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Discussion
- Summary





## DCDC converter impedance measurement

#### DCDC converter: RICOH RP510L004N-TR-A










IO Pins for impedance measurement

Pin(S-G)	No.(S-G)	Pitch(mm)	Bias voltage(V)	Freq.(Hz)※
PVIN-PGND	PIN2-PIN10	2.65mm±0.3mm	0,0.3,0.6,1,2,3, <mark>3.6</mark> ,4,5,5.5	1k-3G
PVIN-LX	PIN2-PIN11	2.6mm±0.3mm	<mark>0</mark> ,0.3,0.6,1,2,3, <mark>3.6</mark> ,4,5,5.5	1k-3G
LX-PGND	PIN11-PIN10	0.5mm±0.1mm	0,0.3,0.6,1,2,3, <mark>3.6</mark> ,4,5,5.5	1k-3G
X Fraguency depende on aquinment				

%Frequency depends on equipments

cf.) https://www.e-devices.ricoh.co.jp/en/products/power/dcdc/rp510/rp510-ea.pdf

### Impedance measurement and equivalent circuit



56.12

0.29



0.59

LX-PGND

232

186p-134p=52pF

134pF

## Capacitance description in IBIS format

Specify the measured caps as C\_comp\_pullup, C\_comp\_pulldown in the IBIS format.

[Model] bbb					
Model_type I/O					
Polarity Non-Inverting					
Vinl = .72000000					
Vinh = 2.88000000					
Vmeas = 1.8000000					
C_comp 5.53197e-10 4.65065e-10 7.07186e-10	CDL				
C_comp_pullup 319e-12 NA NA   Meas	urement				
C_comp_pulldown 232e-12 NA NA   Mea	surement				


In case that large discrepancy appear in the total capacitance, need to regenerate IBIS model adding supplemental capacitance to the spice netlist.




- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Discussion
- Summary



#### Measurement circuit construction




### Measurement environment and results



Copyright© JEITA SD-TC All Rights Reserved 2019

Page11




Copyright© JEITA SD-TC All Rights Reserved 2019

- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Discussion
- Summary

## Printed circuit board model


Modeling printed circuit board by electromagnetic analysis



Copyright© JEITA SD-TC All Rights Reserved 2019


## Simulation results vs Measurement

The difference between simulation and actual measurement is very large





# Simulation results: Open



C<sub>IN</sub>

R<sub>AVIN</sub>

# Simulation results: Resistive load

Large ringing appear in the simulation results unlike measurements, as well.




Ringing caused by resonance current path through **PVIN, PGND, CIN** 

PGND

C<sub>IN</sub> ⊥ 22µF ┳

R<sub>AVIN</sub>


#### Dependence on Rising/Falling Waveform, composite current defined in IBIS





#### Changing Rising/Falling Waveform, Composite current


Make Ccomp external, Composite Current 0A, and Waveform simple rise/fall, respectively



[Rising Waveform] R_fixture = 1000000 V_fixture = 0.000 V_fixture_min = 0.000 V_fixture_max = 0.000   time V(typ) V(min) V(max)   0 0 0 0 10e-9 0 0 0 20e-9 3.6 3.2 4.0 40e-9 3.6 3.2 4.0   [Composite Current]   time I(typ) I(min) I(max) 0 0 0 10e-9 0 0 0 20e-9 0 0 0 20e-9 0 0 0 20e-9 0 0 0 20e-9 0 0 Rising Waveform] R_fixture = 1000000 V_fixture_min = 3.200 V fixture_max = 4.000	[Falling Waveform] R_fixture = 1000000 V_fixture = 3.6 V_fixture_min = 3.2 V_fixture_max = 4   time V(typ) V(min) V(max)   0 3.6 3.2 4 10e-9 3.6 3.2 4 20e-9 0 0 0 40e-9 0 0 0 [Composite Current]   time I(typ) I(min) I(max) 0 0 0 10e-9 0 0 0 20e-9 0 0 0 40e-9 0 0 0 10e-9 0
V_fixture_max = 4.000   time V(typ) V(min) V(max) 	V_fixture_max = 0.000   time V(typ) V(min) V(max) 
0000	0 3.6 3.2 4
10e-9 0 0 0	10e-9 3.6 3.2 4
20e-9 3.6 3.2 4.0	20e-9 0 0 0
40e-9 3.6 3.2 4.0	40e-9 0 0 0 [Composite Current]
I [Composite Current]	time I(typ) I(min) I(max)
time I(typ) I(min) I(max)	
0 0 0 0	10e-9 0 0 0
10e-9 0 0 0	20e-9 0 0 0
20e-9 0 0 0	40e-9 0 0 0
40e-9 0 0 0	




#### Resistive load: Dependence on Rising/Falling Waveform, Composite current





#### Confirm if the dead time is transition time of Waveform






- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Discussion
- Summary




#### Discussion: Load current path and resonance current path





Copyright© JEITA SD-TC All Rights Reserved 2019

# Discussion: Cause of the ringing



Copyright© JEITA SD-TC All Rights Reserved 2019



- Motivation and objective
- Impedance modeling of DCDC converters
- Measurement settings and results
- Simulation results and comparison with measurement
- Discussion
- Summary

# Summary


- Trial to simulate CISPR25 for IBIS described DCDC
- Discrepancies from measurements in high frequency range
- Possible source of error in the simulation:
  Large ringing induced by instantly switching MOS transistors
- Mitigating unrealistic transitions is considered to be a dominant solution.



## Possible improvements

 Retrieve Waveform and Composite Current in IBIS by SPICE simulation adjusted the load conditions

cf.) https://ibis.org/summits/nov08a/chen.pdf



0 = Ku(t) \* Iu(Vwfm1(t)) + Ipc(Vwfm1(t)) - Kd(t) \* Id(Vwfm1(t)) - Igc(Vwfm1(t)) - Idie(Vwfm1(t))) = Ku(t) \* Iu(Vwfm2(t)) + Ipc(Vwfm2(t)) - Kd(t) \* Id(Vwfm2(t)) - Igc(Vwfm2(t)) - Idie(Vwfm2(t))) = Idie(Vwfm2(t)) = Idie(Vwfm2(t)) = Idie(Vwfm2(t)) = Idie(Vwfm2(t))) = Idie(Vwfm2(t)) = Idie(Vwfm2(

 Obtain Rising/Falling Waveform and Composite Current directly from measurement

