Asian IBIS Summit Tokyo, JAPAN November 13th, 2020

The On-Die Decoupling Capacitor Model (BIRD198.3)

JEITA

Semiconductor & System design technical committee

LSI Package Board Interoperable Design Subcommittee

Model Based / Systems Design Working Group

Presenter : Megumi Ono (Socionext Inc).

Co-Author: Atsushi Tomishima (Toshiba Electronic Devices & Storage Corporation)



Copyright© JEITA SD-TC All Rights Reserved 2020

BIRD 198 is Ready !

- March 11, 2019 BIRD198
- April 3, 2020 BIRD198.1
- June 23, 2020 BIRD198.2
- August 7, 2020 BIRD198.3 Accepted
- https://ibis.org/birds/

ID#	Issue Title	Requester	Date Submitted	Date Accepted	Supporting Version
207		Randy Wolff, Micron Technology	July 29, 2020		
	Component Name and				
	<u>Signal Name</u>				
206	Clarification of text "transition time"	Hansel Desmond Dsilva, Achronix Semiconductor; Walter Katz, Signal Integrity Software;	June 26, 2020		
		Fangyi Rao, Keysight; Todd Bermensolo, Keysight; Arpad Muranyi, Mentor Graphics.			
	New AMI Reserved Parameter for	Hansel Desmond Dsilva, Achronix Semiconductor; Walter Katz, Signal Integrity Software; Todd	May 14, 2020	June 26, 2020	
		Bermensolo, Keysight; Fangyi Rao, Keysight; Arpad Muranyi; Mentor Graphics; Ambrish			
		Varma, Cadence			
	DQ_DQS GetWave Flow for Clock		April 22, 2020	June 26, 2020	
	Forwarding Modeling	Cadence			
203	Submodel Clarification	Randy Wolff, Micron Technology	March 10, 2020	April 24, 2020	
202	Electrical Descriptions of Modules	Walter Katz, Signal Integrity Software	January 22, 2020		
201.1	Back-channel Statistical	Walter Katz, Signal Integrity Software	January 7, 2020, June 2,	July 17, 2020	
	Optimization		2020		
200	C comp Model Using IBIS-ISS or	Randy Wolff, Micron Technology, Inc. Walter Katz, Signal Integrity Software, Inc.	July 9, 2019	September 27,	
	Touchstone			2019	
199	Fix Rx Receiver Sensitivity	Arpad Muranyi, Mentor a Siemens Business	March 19, 2019	June 7, 2019	
	<u>Inconsistencies</u>				
198.3	Keyword Additions for On-Die PDN	Kazuki Murata; Sony LSI Design Inc.; Miyoko Goto; Ricoh Co., Ltd.; Kazuyuki Sakata; Renesas	March 11, 2019, April 3,	August 7, 2020	
			2020, June 23, 2020, August		
	Modeling	Denso Corporation; Atsushi Tomishima; Toshiba Electronic Devices & Storage Corporation;	7, 2020		
		Takashi Hasegawa; Sony LSI Design Inc.; Koichi Seko, Panasonic Industrial Devices Systems			
		and Technology Co., Ltd.; Toshiki Kanamoto; Hirosaki University Megumi Ono; Socionext Inc.			



Copyright© JEITA SD-TC All Rights Reserved 2020

- Basics of On-Die PDN Model
- Examples
- Proposal to Chip Vendors
- Conclusion



Basics of On-Die PDN Model

Examples

Proposal to Chip Vendors


Conclusion



On-Die PDN Model

- On-Die Power Distribution Network (PDN) Model
 - Simple RC path between power and GND die pad


New Keywords: [PDN Domain] and [PDN Model]





Concept is 'Simple Model'


- [PDN Model] is very simple
 - Actual chip has more complex characteristic





Model Selecting Function


- Can select one [PDN Model] from multiple models
 - Vary RC value according to the operation mode





Variation Selecting Function

- [PDN Model] has PVT variation like any other IBIS keywords
 - These three value are called typ, min and max
- In [PDN Model], the order of values does NOT depend on magnitude





[Interconnect Model]


- Interconnect Model] can also represent On-Die PDN
 - Difference between [PDN Model] and [Interconnect Model] corresponds to the difference between [Package]'s RLC and S-parameter

	[PDN Model]	[Interconnect Model]
On-Die PDN		
On PKG PDN	N/A	
per Pad model	N/A	
Model Selectable		
Variation Selectable		N/A
Format	Simple RC	S-para or SPICE
Usage	Only On-Die PDN	Not Only On-Die PDN



Cautionary points when using together

Model maker should ensure that On-Die PDN characteristics are not double counted






Copyright© JEITA SD-TC All Rights Reserved 2020

Cautionary points when using together

[Interconnect Model] for pin to buffer does not have die pad interfaces, there is no connection with [PDN Model]





Basics of On-Die PDN Model

Examples


Proposal to Chip Vendors

Conclusion



Example 1: LPDDR4 with SSN

Simulation result with and without [PDN Model]






Copyright© JEITA SD-TC All Rights Reserved 2020

Example 2: Power Gating

Simulation result with and without [PDN Model]





Copyright© JEITA SD-TC All Rights Reserved 2020

Basics of On-Die PDN Model

Examples

Proposal to Chip Vendors


Conclusion



Need for [PDN Model]

IBIS already includes critical information

 Output current, Output waveform, Consumption current waveform, ESD protection diode characteristics, On die termination characteristics, Signal pad capacitance, PKG, etc.




- What do you conceal On-Die PDN model for ?
 - Forward-thinking DRAM vendors provide RC value on their web site
 - IBIS users need it




Proposal to Chip Vendors

- [PDN Model] is simple equivalent circuit
 - This keyword is just option
 - Standard format for On-Die PDN model
- [PDN Model] is essential for SI/PI Simulation like any other IBIS keywords
 - This keyword can help you and your customers
 - Make the most of this keyword !





Can keep secret ?





Copyright© JEITA SD-TC All Rights Reserved 2020

Page18

Basics of On-Die PDN Model



Proposal to Chip Vendors

Conclusion



Copyright© JEITA SD-TC All Rights Reserved 2020

Page19

Conclusion

Basics of On-Die PDN Model Simple RC model

 Examples Simulation results with and without On-Die PDN model are completely different
 Proposal to Chip Vendors Make the most of this keyword !

Thank you for your support on BIRD198.3 !



JEITA-SDTC Web Site & Inquiry

.

JEITA半導体&システム設計技術委員会

ENGLISH	
	Q 検
HOME NOTICE	COMMITTEE ACTIVITIES V PUBLIC DOCUMENTS V AN INQUIRY V SITE MAP V LINK
e-Mail Magazine 🗸	
	Semiconductor & System Design Technical Committee
	An inquiry
EITA ser	IFITA comiconductor and autom design Technical Committee and LDP inquiries about the Fermat (IFC COPER / IFFE 2401) is
Committ	JETA Semiconductor and System design rechnical committee and Erb inquiries about the romat (iec 050557 ieee 2401) is,
Commu	thank you from the following form.
commu	thank you from the following form.
commu	
commit	
commit	
Commu	Name (required) / Your name (required)
Commu	Name (required) / Your name (required)
Commu	Name (required) / Your name (required)
Commu	Name (required) / Your name (required) E-mail address (required) / e-mail address (required)



http://jeita-sdtc.com/

