## SPIM (Standard PI Model) in IBIS

Kinger Cai, Chi-te Chen

November 2022

Asian IBIS Virtual Summit (China) November 4, 2022





#### Presenter



**Kinger Cai**, Principal Engineer
Platform Electrical Architect, CCG, Intel Corp.
Kinger.Cai@intel.com


Kinger drives CPU+ dGPU better together strategy in mobile platforms and leads strategic PI design tool evolution in Client Computing Group. Kinger was awarded Ph. D by Shanghai Jiao Tong University in 2001, and MBA degree by W.P. Carey business school in ASU in 2008. Kinger works in signal & power integrity domains for 20+ years. Kinger holds 12 granted patents, and published 30+ papers.

## Agenda

- Industry Platform PI Design Challenges
- Platform PI design Architecture Standardization
  - SPIM Standard Power Integrity Model
  - SPIM stimulus and target definition
  - FastPI Platform PI design Framework
- Keywords definition for .spim FILE in BIRD
- One example .spim FILE
- Tree Structure of .spim FILE
- FastPI Roadmap
- Next Steps




## Platform PI design: Beyond Conventional Methodology




- More flexibility, besides copying exactly from reference design with platform design guideline
- More effective platform PDN optimization, instead of time-consuming what-if simulation
- More efficient platform PI design review and sign-off process

	8L-T3-DS (SD) BOM			
	Primary (TSC)	Secondary (BSC)		
VCCin	2x 7343-330uF	4x 0402 1uF		
	3x 0805-47uF			
	10x 0603-22uF			
	2x 0402-10uF			
VCCin_Aux				
VDDQ				




#### Platform PI design: Collateral, Architecture and Tools



- > PI design collateral: Chip vendors to platforms designers
  - ✓ Minimal, while accuracy guaranteed
  - ✓ Sufficient, while IP protected
  - ✓ Standardized, and scalable
- > PI design Architecture, Framework and Tool
  - ✓ Standard architecture
  - ✓ Flexible framework
  - ✓ Efficient simulation tools

#### Platform PI Design: SPIM- Standard PI Model





#### **SPIM** creation steps:

- Generation
- Correlation
- Verification

\*\*IEEE paper: VRM Modeling for Platform FastPl upon SPIM

2021 IEEE International Joint EMC/SI/PI and EMC Europe Symposium Xingjian Kinger Cai; Wei Qian; Chi-te Chen; etc., page 162, August 2021

**SPIM:** Standardized PI Model, for each power rail in a SoC/PKG, or a module.

## Platform PI Design: Stimulus & Target Definition

#### • Impedance at observing Port\_S

• 
$$[S_{pdn}] \rightarrow [Z_{pdn}]$$
, in FastPI

• 
$$[V] = [Z_{pdn}][I]$$


• 
$$[V]=[v_1, v_2, ..., v_N, v_S]^T$$

• 
$$[I]=[w_1, w_2, ..., w_N, 0]^T$$

•  $\sum_{i=1}^{i=N} w_i = 1$ , weighted normalization

• 
$$Z_S = V_S = \sum_{i=1}^{i=N+1} (Z_{pdn}(X_i + X_i) * W_i)$$

• 
$$Z_S = \sum_{i=1}^{i=N} (Z_{pdn}(N_N + 1)_i * W_i)$$



\*The impedance, measured at the Port\_FB differential pair, is equivalent to that observed at the observing port (Port\_S), which is usually located somewhere in package.


\*\*IEEE paper: VRM Modeling for Platform FastPl upon SPIM
2021 IEEE International Joint EMC/SI/Pl and EMC Europe Symposium
Xingjian Kinger Cai; Wei Qian; Chi-te Chen; etc., page 162, August 2021

Impedance target is generally defined at an observing Port\_S (where might align with the sensing/feedback).



#### Intel FastPI: Platform PI Design Framework


- ☐ Enable board PDN design with "Electrical Equivalence", away from "Physical Equivalence"
  - FastPI for board PI design, full design flexibility with SPIM and CVRM.



IEEE Paper: Scalable Platform Power Integrity Design Approach with Standard PI Model (SPIM) and Unified PI Target (UPIT)

2018 IEEE International Symposium on Electromagnetic Compatibility and 2018 IEEE Asia-Pacific Symposium on Electromagnetic Compatibility (EMC/APEMC)

Xingjian Kinger Cai; Yun Ling; Steven Yun Ji; Jimmy Hsiao; Chi-te Chen; Denis Chen, page 64-66, 14-18 May 2018





## Keywords Defined in IBIS BIRD for spim FILE


- 1. [SPIM Pin Cluster]
- 2. [SPIM Port List]
- 3. OB\_Stimulus and OB\_Sense
- 4. [SPIM Touchstone File]
- 5. [SPIM Stimulus]
- 6. [SPIM Target]
- 7. [SPIM Observation Port]

- 8. [SPIM Rnetwork File]
- 9. [SPIM Current]
- 10. [SPIM Voltage List]

Port i (OB Stimulus\*)

- 11. [SPIM Rail]
- 12. [Chip SPIM]
- 13. [Chip SPIM Group], in \*.ibs file


Sense





## Example .spim FILE - [SPIM Pin Groups]


```
[Chip SPIM] Intel CPU2
[SPIM Rail] VCC3
[SPIM Pin Cluster] VSS
                 Pin name
| Pin group name
VCC3 1 AK1
VSS VCC3 1 AM1 AM4 AK4
VCC3 2 BY39 BV39 BW40
VSS VCC3 2 CB41 BY41 BP41 BY42 BY44 BT44
VCC3 3 AC10 AE10 AB12
VSS VCC3 3 AB8 AD8 AF8
VCC3 4 AK2
VSS_VCC3_4 AM1 AM2 AM4
VCC3 11
       CY1
VSS VCC3 11 CY5 CV5 CU4
[End SPIM Pin Cluster]
```



#### Example .spim FILE – [SPIM Port List]

#### [SPIM Port List]

Port	Terminal_p	Terminal_n		
1	OB_Stimulus_1_p	OB_Stimulus_1_n		
2	OB_Stimulus_2_p	OB_Stimulus_2_n		
3	OB_Stimulus_3_p	OB_Stimulus_3_n		
4	OB_Stimulus_4_p	OB_Stimulus_4_n		
5	OB_Stimulus_5_p	OB_Stimulus_5_n		
6	OB_Stimulus_6_p	OB_Stimulus_6_n		
7	OB_Stimulus_7_p	OB_Stimulus_7_n		
8	OB_Stimulus_8_p	OB_Stimulus_8_n		
9	OB_Sense_p	OB_Sense_n		
10	VCC3_1	VSS_VCC3_1		
11	VCC3_2	VSS_VCC3_2		
12	VCC3_3	VSS_VCC3_3		
13	VCC3_4	VSS_VCC3_4		
14	VCC3_5	VSS_VCC3_5		
15	VCC3_6	VSS_VCC3_6		
16	VCC3_7	VSS_VCC3_7		
17	VCC3_8	VSS_VCC3_8		
18	VCC3_9	VSS_VCC3_9		
19	VCC3_10	VSS_VCC3_10		
20	VCC3_11	VSS_VCC3_11		



Both OB\_Stimulus\_ and OB\_Sense\_ are reserved terminal prefixes.



[End SPIM Port List]

## Example .spim FILE - Supports PI AC Analysis

#### [SPIM Touchstone File] | file type file reference File TS <path>Intel CPU2 VCC3 PKG.s20p [End SPIM Touchstone File] | \*\*\* Here below explains how to use \*.snp s-element model in IBIS-ISS. |.model pkg model S N=20 tstonefile ='Intel CPU2 VCC3 PKG.s20p' |S one ref |+ OB Stimulus 1 |+ OB Stimulus 2 |+ OB Stimulus 3 |+ OB Stimulus 4 |+ OB Stimulus 5 |+ OB Stimulus 6 |+ OB Stimulus 7 |+ OB Stimulus 8 |+ OB Sense $|+BG\overline{A}|$ 1 | + BGA 2 I+ BGA 3 + BGA 4 |+ BGA 5 | + BGA 6 |+ BGA 7 |+ BGA 8 |+ BGA 9 |+ BGA 10 |+ BGA 11 1 + 0|+ mname=pkg model

#### [SPIM Stimulus]


OB_Stimulus	Weighting
OB_Stimulus_1	0.20
OB_Stimulus_2	0.10
OB_Stimulus_3	0.05
OB_Stimulus_4	0.05
OB_Stimulus_5	0.20
OB_Stimulus_6	0.05
OB_Stimulus_7	0.05
OB_Stimulus_8	0.30

#### [End SPIM Stimulus]


#### [SPIM Target]

[SPIM Observation Port] OB_Sense						
	Z(Frequency)	Z(typ)	Z(min)	Z(max)		
	10000	0.0069	NA	NA		
	1000000	0.0069	NA	NA		
	6500000	0.0130	NA	NA		
	19000000	0.0285	NA	NA		
	4000000	0.0285	NA	NA		

#### [End SPIM Target]



**OB** Sense



## Example .spim FILE - Supports Power DC Analysis

```
[Rnetwork File]
| file type file reference
File IBIS ISS <path>My CPU2 VCC3 PKG Rnetwork.ckt
| ...
[End SPIM Rnetwork File]
[SPIM Current]
| I(name)
           I(typ)
                     I(min)
                                I (max)
VCC3
            4.50
                     NA
                                7.50
[End SPIM Current]
[SPIM Voltage List]
         V(typ)
                         V(min)
                                     V(max)
| V(name)
          1.000
                         0.900
VCC3
                                      1.100
[End SPIM Voltage List]
[End SPIM Rail]
                   I VCC3
[End Chip SPIM]
                   | Intel CPU3
```




#### Tree Structure of .spim FILE

```
.spim FILE
  -- File Header Section
        |-- [IBIS Ver]
        |-- [Comment Char]
        |-- [File Name]
        |-- [File Rev]
        |-- [Date]
        |-- [Source]
        |-- [Notes]
        |-- [Disclaimer]
        |-- [Copyright]
      [Chip SPIM]
        |-- [Manufacturer]
        |-- [Description]
        |-- [SPIM Rail]
              |-- [SPIM Pin Cluster]
                     |-- [End SPIM Pin Cluster]
              |-- [SPIM Port List]
                   |-- [End SPIM Port List]
```

```
|-- [SPIM Touchstone File]
                   -- [SPIM Stimulus]
                       |-- [End SPIM Stimulus]
                  |-- [SPIM Target]
                        |-- [SPIM Observation Port]
                       |-- [End SPIM Target]
                  |-- [End SPIM Touchstone File]
               [SPIM Rnetwork File]
                  |-- [SPIM Current]
                       |-- [End SPIM Current]
                  |-- [SPIM Voltage List]
                       |-- [End SPIM Voltage List]
                  |-- [End SPIM Rnetwork File]
            |-- [End SPIM Rail]
      |-- [End Chip SPIM]
|-- [End]
```

## FastPI (Platform PI Design with SPIM) Roadmap





#### Next Steps:

- Submit BIRD of .spim FILE and all relevant keywords in IBIS
- Call for EDA vendors to support .spim FILE in IBIS
- Call for chip vendors to support .spim FILE in IBIS
- Call for platform designers to support .spim FILE in IBIS

#### Legal Disclaimer

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at Intel.com, or from the OEM or retailer.

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or visit www.intel.com/design/literature.htm.

Intel, and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

- \*Other names and brands may be claimed as the property of others.
- © 2022 Intel Corporation. All rights reserved.



## THANK YOU!

# 

Kinger.cai@intel.com