

[PSIJ Sensitivity] in IBIS

Kinger Cai, Fern Nee Tan, Chi-te Chen
November 2022

Asian IBIS Virtual Summit
(China)
November 4, 2022



Presenter



Kinger Cai, *Principal Engineer*

Platform Electrical Architect, CCG, Intel Corp.

Kinger.Cai@intel.com

Kinger drives CPU+ dGPU better together strategy in mobile platforms and leads strategic PI design tool evolution in Client Computing Group. Kinger was awarded Ph. D by Shanghai Jiao Tong University in 2001, and MBA degree by W.P. Carey business school in ASU in 2008. Kinger works in signal & power integrity domains for 20+ years. Kinger holds 12 granted patents, and published 30+ papers.

Agenda

- Background
- HSIO architecture: Serial & Parallel
- Status Quo, for jitter analysis
- New system jitter analysis methodology
- [PSIJ Sensitivity] in IBIS
- [PSIJ Sensitivity] application
- Next Steps

Background

- Data speed-up => Less UI, less jitter budget

- PCIe Gen3/4/5/6
- LP(G)/DDR3/4/5/6
- USB3/3.1/3.2/4, DP & THB



- Silicon Disaggregation => more complicated jitter implication


- EMIB (Embedded Multi-die Interconnect Bridge), Foveros (Die to Die Stacking), and WoW (Wafer-on-Wafer)
- Differentiated architecture

- Process evolution => lower operation voltage, less voltage margin

- 22/14/10/7/6/5/4/3nm & 20A/18A

HSIO Architecture Example: Serial or Parallel


- HSIO Tx/Rx PHY with EQ, and CDR in Rx PHY
- HSIO jitter, from Data and Clock, common or independent RefCLK
- HSIO jitter, from SI & PI, of multiple power supplies' PDNs
- HSIO jitter, of Dj and Rj, in pp or rms



Status Quo, of Jitter Analysis

- SI & PI totally decoupled Sim, $T_j = T_{j-SI} + T_{j-PI} (+T_{j-PM} + T_{j-ctrl1} + \dots)$
 - Over-design with direct superposition of the worst SI & PI cases in TD
 - PSIJ heavily frequency-dependent to each circuit block cascaded in the path
 - Jitter contribution from the other circuitry might not be included
 - Jitter contribution significantly different upon different process technology, even for same IP
- SI-PI Co-Sim, $T_j = T_{j-Eye} (+T_{j-PM} + T_{j-ctrl1} + \dots)$
 - Xtor model based, SI&PI co-sim,
 - very time-consuming, almost impossible to include all circuitry
 - Power-aware IBIS-AMI based sim
 - More efficient, but less accuracy
 - Jitter contribution from the other circuitry not included
 - PM noise needs lab verification

Jitter Analysis with PSIJ Sensitivity



- $T_j = D_j + R_j$
- R_j , unbounded, Gaussian distribution, characterized in rms upon BER
- D_j , comes from SI channel & PI noise
- $D_{j-PI} = \sum_{i=1}^N IFFT[PSIJ_i * FFT(Vnoise_i)]$
- D_{j-SI} from SI simulation, assuming ideal power supplies
- System total D_j , $D_j = D_{j-SI} + D_{j-PI}$

<https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=4387157>

PSIJ Sensitivity Derivation



- Set up $VCC_m = V_{typ} + A \cdot \sin(f)$,
 - $A = (V_{max} - V_{min}) / 2$,
 - Keep all other power supplies at their own V_{typ}
- Observe jitter impact, while sweeping f , to get $PSIJ_VCC_m_ckt_i$

$$PSIJ_VCC_m = \prod_{i=1}^N PSIJ_VCC_m_ckt_i \text{ or}$$

$$= \sum_{i=1}^N PSIJ_VCC_m_ckt_i \text{ or}$$

$$= \text{mix of } \prod_{i=A}^B X \text{ and } \sum_{j=C}^D Y$$

- In equations, discrete $\{A, B, C, D\} = \{1, 2, \dots, N\}$, and
- X, Y could be any combinations of $PSIJ_VCC_m_ckt_{i/j}$




Proposal of [PSIJ Sensitivity] in IBIS

Keyword: [PSIJ Sensitivity]

Required: No. It is optional, unless [PSIJ Sensitivity] is defined for at least one power supply rail in an IO interface.

Description: This keyword describes the Power Supply Induced Jitter (PSIJ) sensitivity in PWL (Piece Wise Linear) format in the frequency domain for a power rail.

Usage Rules: PSIJ Sensitivity in PWL format, for each power rail listed in [Voltage List], to evaluate the jitter impact to all the circuit blocks from its power supplies' noise respectively.



Example:

```
[PSIJ Sensitivity Group] PCIe_Gen4
[PSIJ Sensitivity] VCC2
| frequency(Hz)          sensitivity (s/V)
0                          1.00E-12
1.0E+03                    1.00E-12
1.0E+04                    2.00E-12
1.0E+05                    1.20E-10
4.0E+05                    1.20E-09
1.0E+06                    3.00E-09
2.0E+06                    4.00E-09
1.0E+07                    5.40E-09
2.0E+07                    5.80E-09
1.0E+08                    4.50E-09
1.0E+09                    4.30E-09
[End PSIJ Sensitivity] VCC2
| ...
[PSIJ Sensitivity Group] PCIe_Gen4




[Voltage List]
|V(name)    V(typ)    V(min)    V(max)
VCC1       1.000    0.900    1.100
VSS        0.000    0.000    0.000
[End Voltage List]
```

Examples of [PSIJ Sensitivity] in IBIS

```
[PSIJ Sensitivity Group] DisplayPort
[PSIJ Sensitivity] VDD1
| frequency(Hz)      sensitivity (s/V)
0                    1.0e-9
10,000              1.0e-9
100,000             1.1e-9
1,000,000           2.2e-9
10,000,000          7.8e-9
100,000,000         4.0e-9
1,000,000,000       3.9e-9
[End PSIJ Sensitivity] VDD1
```


```
[PSIJ Sensitivity] VCC2
| frequency(Hz)      sensitivity (s/V)
0                    2.0p
10,000              2.0p
100,000             2.7n
1,000,000           3.0n
10,000,000          4.9n
100,000,000         4.1n
1,000,000,000       3.8n
[End PSIJ Sensitivity] VCC2
[PSIJ Sensitivity Group] DisplayPort
```

```
[Voltage List]
|V(name)  V(typ)  V(min)  V(max)
VDD1     1.800  1.710  1.890
VCC2     0.600  0.540  0.660
VSS      0.000  0.000  0.000
[End Voltage List]
```



Quick IP Selection, based upon [PSIJ Sensitivity]

- Same IP is better:
 - from vendor2 than
 - from vendor1
- Same IP is better:
 - upon process1 than
 - upon process2
- Same IP is the best
 - from vendor2 and
 - upon process1.



Next Steps

- Submit IBIS BIRD to include [PSIJ Sensitivity] in IBIS.
- Call for EDA vendors to support [PSIJ Sensitivity] in IBIS
- Call for chip vendors to support [PSIJ Sensitivity] in IBIS
- Call for platform designers to support [PSIJ Sensitivity] in IBIS

Legal Disclaimer

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at [Intel.com](https://www.intel.com), or from the OEM or retailer.

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at [intel.com](https://www.intel.com), or from the OEM or retailer.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or visit www.intel.com/design/literature.htm.

Intel, and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

© 2022 Intel Corporation. All rights reserved.

THANK YOU!



Kinger.cai@intel.com